

256 K × 16 Static RAM

Features

- High speed
 □ t_{AA} = 12 ns
- Low active power ☐ 612 mW (max.)
- Low CMOS standby power □ 1.8 mW (max.)
- 2.0 V Data Retention (660 µW at 2.0 V retention)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features

Functional Description

The CY7C1041BNV33 is a high-performance CMOS Static RAM organized as 262,144 words by 16 bits.


Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$ through I/O $_7$), is written into the location specified on the address pins (A $_0$ through A $_1$ 7). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$ through I/O $_1$ 5) is written into the location specified on the address pins (A $_0$ through A $_1$ 7).

Reading from the device is accomplished by taking Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$ to I/O $_7$. If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from memory will appear on I/O $_8$ to I/O $_{15}$. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O $_0$ through I/O $_{15}$) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1041BNV33 is available in a standard 44-pin 400-mil-wide body width SOJ and 44-pin TSOP II package with center power and ground (revolutionary) pinout.

Logic Block Diagram



CY7C1041BNV33




Contents

Pin Configuration	3
Selection Guide	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
AC Test Loads and Waveforms	
Switching Characteristics	
Data Retention Characteristics	
Data Retention Waveform	
Switching Waveforms	
Read Cycle No. 1	
Read Cycle No. 2 (OE Controlled)	
Write Cycle No. 1 (CE Controlled)	
Write Cycle No. 2 (BLE or BHE Controlled)	8

Truth Table	9
Write Cycle No. 3 (WE Controlled, OE LOW)	9
Ordering Information	10
Ordering Code Definitions	10
Package Diagrams	11
Acronyms	12
Document Conventions	
Units of Measure	12
Document History Page	13
Sales, Solutions, and Legal Information	14
Worldwide Sales and Design Support	14
Products	14
PSoC Solutions	14



Pin Configuration



Selection Guide

		-12
Maximum Access Time (ns)	12	
Maximum Operating Current (mA)	Commercial	190
Maximum CMOS Standby Current (mA)	Commercial	0.5



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature -65 °C to +150 °C

Ambient Temperature with

Power Applied –55 °C to +125 °C

Supply Voltage on V_{CC} to Relative $\mbox{GND}^{[1]}...-0.5$ V to +4.6 V

DC Voltage Applied to Outputs	
DC Voltage Applied to Outputs in High Z State ^[1]	0.5 V to V _{CC} + 0.5 V
DC Input Voltage ^[1]	0.5 V to V _{CC} + 0.5 V
Current into Outputs (LOW)	20 mA

Operating Range

Range	Ambient Temperature ^[2]	V _{cc}
Commercial	0 °C to +70 °C	3.3 V ± 0.3 V

Electrical Characteristics


Over the Operating Range

Parameter	Description	Test Conditions			-12		
Parameter	Description	rest Conditions	Min	Max	Unit		
V _{OH}	Output HIGH Voltage	V _{CC} = Min, I _{OH} = -4.0 mA		2.4	-	V	
V _{OL}	Output LOW Voltage	V _{CC} = Min, I _{OL} = 8.0 mA		_	0.4	V	
V _{IH}	Input HIGH Voltage			2.2	V _{CC} + 0.5	V	
V _{IL}	Input LOW Voltage ^[1]			-0.5	0.8	V	
I _{IX}	Input Leakage Current	$GND \le V_I \le V_{CC}$		– 1	+1	mA	
I _{OZ}	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$, Output Disable	ed	– 1	+1	mA	
I _{CC}	V _{CC} Operating Supply Current	V_{CC} = Max., f = f _{MAX} = 1/t _{RC}	Commercial	_	190	mA	
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	Max. V_{CC} , $\overline{CE} \ge V_{IH}$, $V_{IN} \ge V_{IH}$ or V_{IN}	\leq V _{IL} , f = f _{MAX}	_	40	mA	
I _{SB2}	Automatic CE Power-Down Current —CMOS Inputs	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.3\text{V}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V}, \text{or V}_{\text{IN}} \leq 0.3\text{V}, \text{f} = 0 \end{aligned}$	Commercial	_	0.5	mA	

Capacitance^[3]

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$	8	pF
C _{OUT}	I/O Capacitance		8	pF

AC Test Loads and Waveforms



- 1. V_{IL} (min.) = -2.0 V for pulse durations of less than 20 ns. 2. T_A is the "Instant On" case temperature.
- 3. Tested initially and after any design or process changes that may affect these parameters.



Switching Characteristics^[4]

Over the Operating Range

D	December 1	-	12	11.34
Parameter	Description	Min	Max	Unit
READ CYCLE	·	•		
t _{RC}	Read Cycle Time	12	_	ns
t _{AA}	Address to Data Valid	-	12	ns
t _{OHA}	Data Hold from Address Change	3	_	ns
t _{ACE}	CE LOW to Data Valid	-	12	ns
t _{DOE}	OE LOW to Data Valid	-	6	ns
t _{LZOE}	OE LOW to Low Z	0	_	ns
t _{HZOE}	OE HIGH to High Z ^[5, 6]	_	6	ns
t _{LZCE}	CE LOW to Low Z ^[6]	3	_	ns
t _{HZCE}	CE HIGH to High Z ^[5, 6]	_	6	ns
t _{PU}	CE LOW to Power-Up	0	_	ns
t _{PD}	CE HIGH to Power-Down	-	12	ns
t _{DBE}	Byte Enable to Data Valid		6	ns
t _{LZBE}	Byte Enable to Low Z	0	_	ns
t _{HZBE}	Byte Disable to High Z	-	6	ns
WRITE CYCLE ^[7, 8]	·	•		
t _{wc}	Write Cycle Time	12	_	ns
t _{SCE}	CE LOW to Write End	10	_	ns
t _{AW}	Address Set-Up to Write End	10	_	ns
t _{HA}	Address Hold from Write End	0	_	ns
t _{SA}	Address Set-Up to Write Start	0	_	ns
t _{PWE}	WE Pulse Width	10	_	ns
t _{SD}	Data Set-Up to Write End	7	_	ns
t_{HD}			_	ns
t _{LZWE}	WE HIGH to Low Z ^[6]	3	_	ns
t _{HZWE}	WE LOW to High Z ^[5, 6]	_	6	ns
t_{BW}	Byte Enable to End of Write	10	_	ns

Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified lol lol lol logo, logo and 30-pF load capacitance.
 thzOE, thzCE, and thzWE are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads and Waveforms on page 4. Transition is measured ±500 mV from steady-state voltage.

At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.
 The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions ^[9]	Min	Max	Unit
V_{DR}	V _{CC} for Data Retention		2.0	_	V
I _{CCDR}	Data Retention Current	$V_{CC} = V_{DR} = 2.0 \text{ V},$ $CE \ge V_{CC} - 0.3 \text{ V},$	_	330	μА
t _{CDR} ^[10]	Chip Deselect to Data Retention Time	$V_{IN} \ge V_{CC} - 0.3 \text{ V},$ $V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$	0	_	ns
t _R ^[11]	Operation Recovery Time		t _{RC}	-	ns

Data Retention Waveform



^{9.} No input may exceed $V_{\rm CC}$ + 0.5V.


10. Tested initially and after any design or process changes that may affect these parameters.

11. $t_{\rm r} \le 3$ ns for the -12 and -15 speeds.




Switching Waveforms

Read Cycle No. 1^[12, 13]



Read Cycle No. 2 (OE Controlled)[13, 14]



^{12. &}lt;u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u>, <u>BHE</u> and/or <u>BHE</u> = V_{IL}.


13. <u>WE</u> is HIGH for read cycle.

14. Address valid prior to or coincident with <u>CE</u> transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)[15, 16]



Write Cycle No. 2 (BLE or BHE Controlled)




^{15. &}lt;u>Data</u> I/O is high-impedance if OE or <u>BHE</u> and/or BLE= V_{IH}.

16. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high–impedance state.



Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)



Truth Table


CE	OE	WE	BLE	BHE	I/O ₀ –I/O ₇	I/O ₈ –I/O ₁₅	Mode	Power
Н	Χ	Χ	Χ	Χ	High Z	High Z	Power Down	Standby (I _{SB})
L	L	Н	Ш	Ш	Data Out	Data Out	Read All Bits	Active (I _{CC})
L	L	Н	L	Н	Data Out	High Z	Read Lower Bits Only	Active (I _{CC})
L	L	Н	Н	L	High Z	Data Out	Read Upper Bits Only	Active (I _{CC})
L	Χ	L	L	L	Data In	Data In	Write All Bits	Active (I _{CC})
L	Χ	L	L	Н	Data In	High Z	Write Lower Bits Only	Active (I _{CC})
L	Χ	L	Н	L	High Z	Data In	Write Upper Bits Only	Active (I _{CC})
L	Н	Н	Χ	Χ	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
12	CY7C1041BNV33L-12VXC	51-85082	44-pin (400-Mil) Molded SOJ (Pb-free)	Commercial
	CY7C1041BNV33L-12ZXC	51-85087	44-pin TSOP II (Pb-free)	

Ordering Code Definitions



Please contact local sales representative regarding availability of these parts.



Package Diagrams

Figure 1. 44-Lead (400-Mil) Molded SOJ (51-85082)





Figure 2. 44-Pin TSOP II (51-85087)





Acronyms

Acronym	Description
CMOS	Complementary metal oxide semiconductor
CE	Chip Enable
I/O	Input/output
OE	Output Enable
SRAM	Static Random Access Memory
SOJ	Small Outline J-lead
TTL	transistor-transistor logic
TSOP	thin small-outline package
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
μΑ	micro Amperes			
mA	milli Amperes			
μF	micro Farad			
μs	micro seconds			
ms	milli seconds			
ns	nano seconds			
pF	pico Farad			
V	Volts			
Ω	ohms			
μW	micro Watts			
mW	milli Watts			
W	Watts			
%	percent			



Document History Page

Document Title: CY7C1041BNV33 256 K × 16 Static RAM Document Number: 001-06434					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	423877	See ECN	NXR	New Data Sheet	
*A	2899016	See ECN	VKN	Removed Industrial grade Removed 15ns speed Updated Ordering Information table Updated Package Diagrams	
*B	3109184	12/13/2010	AJU	Added Ordering Code Definitions.	
*C	3210222	03/30/2011	PRAS	Updated Selection Guide. Added Acronyms and Units of Measure. Updated in new template.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2006-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-06434 Rev. *C

Revised March 30, 2011

Page 14 of 14