

### Description

The μPD780 is a microprocessor that utilizes a highly consistent architectural organization, a comprehensive instruction set that is a superset of the industry-standard 8080A instruction set, and third-generation technology, to provide a flexible, high-performance, efficient CPU easily adaptable to a very broad range of industrial and commercial applications.

All software developed on 8080A-based systems may be run on 780-based systems as a subset of the full 780 instruction set. In addition, the NEC μPD780 is fully pin-compatible and software-compatible with the Z80® microprocessor and is therefore perfectly suited for CP/M® designs. The NEC μPD780 provides system designers with powerful, wide-range logic capability that requires minimal additional circuitry to complete a microcomputer system.

The output signals of the μPD780 are fully decoded and signal timing is fully compatible with industry-standard memory and peripheral devices. Two faster versions of the basic μPD780 (2.5 MHz master clock rate) are offered by the μPD780-1 (4 MHz master clock rate) and the μPD780-2 (6 MHz master clock rate). Other than clock rates, all three versions are identical.


### Features

- Powerful, wide-range logic capability requiring minimal support circuitry
- Fully Z80®-compatible
- Industry-standard 8080A software compatibility
- CP/M®-compatible
- Comprehensive, powerful instruction set featuring 158 instruction types
- Vectored, multilevel interrupt structure
- Highly consistent architectural structure featuring dual register set
- Foreground/background programming
- Automatic refreshing of external dynamic memory
- Signal timing compatible with industry-standard memory and peripheral devices
- TTL-compatible signals
- Single-phase +5 V clock and +5 V DC power supply

\* Z80 is a registered trademark of Zilog, Inc.

\* CP/M is a registered trademark of Digital Research Corporation.

### Pin Configuration



### Ordering Information

Part Number	Package Type	Max Frequency of Operation
μPD780C	40-pin plastic DIP	2.5 MHz
μPD780C-1	40-pin plastic DIP	4 MHz
μPD780C-2	40-pin plastic DIP	6 MHz



## Pin Identification

No.	Symbol	Function
1-5, 30-40	A <sub>0</sub> -A <sub>15</sub>	Three-state address bus (output)
6	$\phi$	Clock input
7-10, 12-15	D <sub>0</sub> -D <sub>7</sub>	Three-state, I/O data bus
11	+5 V	Power supply
16	$\overline{\text{INT}}$	Interrupt request input
17	$\overline{\text{NMI}}$	Non-maskable interrupt input
18	$\overline{\text{HALT}}$	Halt state input
19	$\overline{\text{MREQ}}$	Memory request output
20	$\overline{\text{IORQ}}$	I/O request output
21	$\overline{\text{RD}}$	Read output
22	$\overline{\text{WR}}$	Write output
23	$\overline{\text{BUSAK}}$	Bus acknowledge output
24	$\overline{\text{WAIT}}$	Wait state input
25	$\overline{\text{BUSRQ}}$	Bus request input
26	$\overline{\text{RESET}}$	Reset input
27	$\overline{\text{M}}_1$	Machine cycle 1
28	$\overline{\text{RFSH}}$	Refresh output
29	GND	Ground

## Pin Functions

### A<sub>0</sub>-A<sub>15</sub> (Address Bus)

16-bit, three-state output address bus. During refresh operations, lines A<sub>0</sub>-A<sub>6</sub> output the external memory address.

### D<sub>0</sub>-D<sub>7</sub> (Data Bus)

8-bit, three-state I/O data bus.

### $\overline{\text{NMI}}$ (Non-Maskable Interrupt)

This active low input line is used for non-maskable interrupts. A non-maskable interrupt is always acknowledged at the end of the current instruction, regardless of whether the interrupt enable flip flop has been turned on, except when the  $\overline{\text{BUSRQ}}$  signal is asserted. Because of the higher priority of the  $\overline{\text{BUSRQ}}$  signal, it is acknowledged before the  $\overline{\text{NMI}}$  signal. When  $\overline{\text{NMI}}$  is acknowledged, program execution automatically restarts from location 0066H.

### $\overline{\text{INT}}$ (Interrupt Request)

This active low input line is used for interrupt requests by external I/O devices. Interrupts are serviced upon completion of the current instruction if the interrupt enable flip flop has been turned on by the software. There are three interrupt response modes: the mode 0 response is equivalent to an 8080 interrupt response; mode 1 uses location 0038H as a restart address; and mode 2 is a simple vectoring to an interrupt service routine that can be located anywhere in memory.

### $\overline{\text{BUSRQ}}$ (Bus Request)

This active low input signal is used to place the data bus, address bus, and all three-state bus control signals ( $\overline{\text{WR}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{IORQ}}$ , and  $\overline{\text{MREQ}}$ ) in a high-impedance state to allow a requesting device to assume bus control. The  $\overline{\text{BUSRQ}}$  signal has a higher priority than the  $\overline{\text{NMI}}$  signal and is always honored at the end of the current machine cycle.

Excessive DMA operations resulting in long periods in which  $\overline{\text{BUSRQ}}$  is asserted can impair the CPU's ability to adequately refresh the dynamic RAMs. Also,  $\overline{\text{BUSRQ}}$  does not have an internal pull-up resistor. For input signals to this pin in a wire-OR'ed configuration, an external pull-up resistor should be used.

### $\overline{\text{BUSAK}}$ (Bus Acknowledge)

This active low output line is used to inform the device requesting bus control that the data bus, address bus, and all three-state bus controls ( $\overline{\text{WR}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{IORQ}}$ , and  $\overline{\text{MREQ}}$ ) are in a high-impedance state and the requesting device can now assume control.

### $\overline{\text{WR}}$ (Write)

This three-state active low output is used to strobe data from the data bus to external memory or I/O devices.  $\overline{\text{WR}}$  is asserted to indicate the data bus holds valid data. This line is three-stated during halt or reset conditions.

### $\overline{\text{IORQ}}$ (I/O Request)

This three-state active low output is used to indicate the lower half of the address bus holds a valid address for an I/O read or write. During interrupt acknowledge cycles,  $\overline{\text{IORQ}}$  and  $\overline{\text{M}}_1$  are asserted together to indicate that a vector address can be sent to the data bus.

## **$\overline{RD}$ (Read)**

This three-state active low output is used to strobe data from external memory or I/O devices onto the data bus.  $\overline{RD}$  is asserted to indicate the CPU is requesting data from external memory or I/O devices. This line is three-stated during halt or reset conditions.

## **$\overline{MREQ}$ (Memory Request)**

This three-state active low output is used to indicate that the address specified for the memory read or write is valid.

## **$\overline{M}_1$ (Machine Cycle 1)**

This active low output is used to indicate that the current machine cycle is the opcode fetch phase of an instruction execution.

## **$\overline{HALT}$ (Halt State)**

This active low input is used with the  $\overline{HALT}$  instruction to initiate a halt state. When  $\overline{HALT}$  is asserted, program execution stops and does not resume until an interrupt is generated. During the halt state, NOPs are executed in order to continue memory refresh operations.

## **$\overline{WAIT}$ (Wait State)**

This active low input is used to indicate that the external memory or I/O devices addressed by the CPU are not ready to transfer data. When  $\overline{WAIT}$  is asserted, the CPU is placed in a wait condition.

## **$\overline{RESET}$**

This active low input signal is used to initialize the CPU. When  $\overline{RESET}$  is asserted, the interrupt enable flip flop is reset, the program counter and the I and R registers are cleared, and interrupt response mode 0 is enabled. In a reset condition, the address and data busses are three-stated and all output control signals are inactive, after which program execution begins from address 0000.

The pulse width of  $\overline{RESET}$  must be a minimum of 3 clock cycles in length to reinitialize the CPU and stabilize operation.

## **$\overline{RFSH}$ (Refresh)**

This active low output is used in conjunction with the  $\overline{MREQ}$  signal to initiate a refresh read of all external dynamic memory.  $\overline{RFSH}$  and  $\overline{MREQ}$  are both asserted when the least significant 7 bits of the address on the address bus hold a valid external dynamic memory address.

## **$\phi$ (Clock)**

This line is an input for external clock sources.


## **+5 V**

Single +5 V power supply.

## **GND**

Ground.

Block Diagram



## Architecture

The architecture includes a dual set of six 8-bit general-purpose registers and two 8-bit accumulators and flag registers. A flexible vectored interrupt structure is supported by an 8-bit interrupt vector register that provides the most-significant 8 bits of a pointer to a table of vector addresses, while the requesting device generates the least-significant 8 bits of the pointer. Two 16-bit index registers enable the manipulation of tabular data as well as facilitating code relocation.

Multilevel interrupts as well as virtually unlimited sub-routine nesting are supported by a 16-bit stack pointer and complimentary 16-bit program counter, enhancing the speed and efficiency of a wide variety of data-handling operations. Processing efficiency is additionally supported by a special memory refresh register that enables automatic refreshing of all external dynamic memory with minimal processor overhead.

The dual set of general-purpose registers may be used as individual 8-bit registers or paired as 16-bit registers. The dual register set (including a dual accumulator and flag register) not only allows more powerful addressing and data transfer operations, but also permits programming in foreground/background mode for vastly improved throughput.

## Standard Test Conditions

The standard test conditions reference all voltages to ground (0 V) and follow the convention that positive current flows into the referenced pin. The listing of AC parameters is based on a load capacitance of 50 pF unless explicitly stated otherwise. For every 50 pF increase in load capacitance there is a 10 ns delay, up to a maximum increase of 200 pF for the data bus and 100 pF for the address bus and the bus control lines.

The operating temperature range is: 0°C to +70°C;  $+4.75 \text{ V} \leq V_{CC} \leq +5.25 \text{ V}$ .

## Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$

Operating temperature	0°C to +70°C
Storage temperature	-65°C to +150°C
Voltage on any pin	-0.3 to +7 V (1)
Power dissipation	1.5 W

### Note:

(1) With respect to ground.

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

$T_A = 25^\circ\text{C}$

Parameter	Symbol	Limits			Test Conditions
		Min	Max	Unit	
Clock capacitance	$C_\phi$		35	pF	$f_c = 1 \text{ MHz}$ Unmeasured pins returned to ground.
Input capacitance	$C_{IN}$		5	pF	
Output capacitance	$C_{OUT}$		10	pF	

## DC Characteristics

$T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ;  $V_{CC} = +5 \text{ V} \pm 5\%$  unless otherwise specified

Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	
Clock input low voltage	$V_{ILC}$	-0.3		0.45	V
Clock input high voltage	$V_{IHC}$	$V_{CC} - 0.6$		$V_{CC} + 0.3$	V
Input low voltage	$V_{IL}$	-0.3		0.8	V
Input high voltage	$V_{IH}$	2.0		$V_{CC}$	V
Output low voltage	$V_{OL}$		0.4		V $I_{OL} = 1.8 \text{ mA}$
Output high voltage	$V_{OH}$	2.4			V $I_{OH} = -250 \mu\text{A}$
Power supply Current	$I_{CC}$		150		mA $t_c = 400 \text{ ns}$
	$I_{CC}$		90	200	mA $t_c = 250 \text{ ns}$
Input leakage current	$I_{LI}$		10		$\mu\text{A}$ $V_{IN} = 0$ to $V_{CC}$
Three-state output leakage current in float	$I_{LOH}$		10		$\mu\text{A}$ $V_{OUT} = 2.4$ to $V_{CC}$
Three-state output leakage current in float	$I_{LOL}$		-10		$\mu\text{A}$ $V_{OUT} = 0.4 \text{ V}$
Data bus leakage current in input mode	$I_{LD}$		$\pm 10$		$\mu\text{A}$ $0 \leq V_{IN} \leq V_{CC}$

**AC Characteristics**

T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = +5 V ± 5%; unless otherwise specified

Parameter	Symbol	Limits						Unit	Test Conditions
		μPD780 (2.5 MHz)		μPD780-1(4 MHz)		μPD780-2 (6 MHz)			
		Min	Max	Min	Max	Min	Max		
Clock period	t <sub>C</sub>	0.4	(1)	0.25	(1)	0.165	(1)	μs	
Clock pulse width, clock high	t <sub>W(φH)</sub>	180	(2)	110	(2)	65	(2)	ns	
Clock pulse width, clock low	t <sub>W(φL)</sub>	180	2000	110	2000	72	2000	ns	
Clock rise and fall time	t <sub>Rf</sub>		30		30		20	ns	
Address output delay	t <sub>D(AD)</sub>		145		110		90	ns	
Delay to float	t <sub>F(AD)</sub>		110		90		80	ns	
Address stable prior to $\overline{\text{MREQ}}$ (Memory cycle)	t <sub>ACM</sub>	(3)		(3)		(3)		ns	C <sub>L</sub> = 50 pF
Address stable prior to $\overline{\text{IORQ}}$ , $\overline{\text{RD}}$ or $\overline{\text{WR}}$ (I/O cycle)	t <sub>ACI</sub>	(4)		(4)		(4)		ns	
Address stable from $\overline{\text{RD}}$ or $\overline{\text{WR}}$	t <sub>CA</sub>	(5)		(5)		(5)		ns	
Address stable from $\overline{\text{RD}}$ or $\overline{\text{WR}}$ during Float	t <sub>CAF</sub>	(6)		(6)		(6)		ns	
Data output delay	t <sub>D(D)</sub>		230		150		130	ns	
Delay to float during write cycle	t <sub>F(D)</sub>		90		90		80	ns	
Data setup time to rising edge of clock during M <sub>1</sub> cycle	t <sub>Sφ(D)</sub>	50		35		30		ns	
Data setup time to falling edge of clock during M <sub>2</sub> to M <sub>5</sub> cycles	t <sub>Sφ(D)</sub>	60		50		40		ns	C <sub>L</sub> = 200 pF
Data stable prior to $\overline{\text{WR}}$ (Memory cycle)	t <sub>DCM</sub>	(7)		(7)		(7)		ns	
Data stable prior to $\overline{\text{WR}}$ (I/O cycle)	t <sub>DCI</sub>	(8)		(8)		(8)		ns	
Data stable from $\overline{\text{WR}}$	t <sub>CDF</sub>	(9)		(9)		(9)		ns	
$\overline{\text{BUSRQ}}$ setup time to rising edge of clock	t <sub>S(BQ)</sub>	80		50		50		ns	
$\overline{\text{BUSAK}}$ delay from rising edge of clock to $\overline{\text{BUSAK}}$ low	t <sub>DL(BA)</sub>		120		100		90	ns	
$\overline{\text{BUSAK}}$ delay from falling edge of clock to $\overline{\text{BUSAK}}$ high	t <sub>DH(BA)</sub>		110		100		90	ns	C <sub>L</sub> = 50 pF
Delay to float ( $\overline{\text{MREQ}}$ , $\overline{\text{IORQ}}$ , $\overline{\text{RD}}$ and $\overline{\text{WR}}$ )	t <sub>F(C)</sub>		100		80		70	ns	
$\overline{\text{M}}_1$ stable prior to $\overline{\text{IORQ}}$ (Interrupt ack.)	t <sub>MR</sub>	(10)		(10)		(10)		ns	
Any hold time for setup time	t <sub>H</sub>	0		0		0		ns	
$\overline{\text{HALT}}$ delay time from falling edge of clock	t <sub>D(HT)</sub>		300		300		260	ns	C <sub>L</sub> = 50 pF
$\overline{\text{INT}}$ setup time to rising edge of clock	t <sub>S(IT)</sub>	80		80		70		ns	
$\overline{\text{IORQ}}$ delay from rising edge of clock to $\overline{\text{IORQ}}$ low	t <sub>DLφ(IR)</sub>		90		75		65	ns	
$\overline{\text{IORQ}}$ delay from falling edge of clock to $\overline{\text{IORQ}}$ low	t <sub>DLφ(IR)</sub>		110		85		70	ns	
$\overline{\text{IORQ}}$ delay from rising edge of clock to $\overline{\text{IORQ}}$ high	t <sub>DHφ(IR)</sub>		100		85		70	ns	
$\overline{\text{IORQ}}$ delay from falling edge of clock to $\overline{\text{IORQ}}$ high	t <sub>DHφ(IR)</sub>		110		85		70	ns	C <sub>L</sub> = 50 pF
$\overline{\text{M}}_1$ delay from rising edge of clock to $\overline{\text{M}}_1$ low	t <sub>DL(M<sub>1</sub>)</sub>		130		100		80	ns	
$\overline{\text{M}}_1$ delay from rising edge of clock to $\overline{\text{M}}_1$ high	t <sub>DH(M<sub>1</sub>)</sub>		130		100		80	ns	
$\overline{\text{MREQ}}$ delay from falling edge of clock to $\overline{\text{MREQ}}$ low	t <sub>DLφ(MR)</sub>		100		85		70	ns	
$\overline{\text{MREQ}}$ delay from rising edge of clock to $\overline{\text{MREQ}}$ high	t <sub>DHφ(MR)</sub>		100		85		70	ns	
$\overline{\text{MREQ}}$ delay from falling edge of clock to $\overline{\text{MREQ}}$ high	t <sub>DHφ(MR)</sub>		100		85		70	ns	
Pulse width, $\overline{\text{MREQ}}$ low	t <sub>W(MRL)</sub>	(11)		(11)		(11)		ns	
Pulse width, $\overline{\text{MREQ}}$ high	t <sub>W(MRH)</sub>	(12)		(12)		(12)		ns	
Pulse width, $\overline{\text{NMI}}$ low	t <sub>W(NML)</sub>	80		80		70		ns	
$\overline{\text{RESET}}$ setup time to rising edge of clock	t <sub>S(RS)</sub>	90		60		60		ns	
$\overline{\text{RD}}$ delay from rising edge of clock to $\overline{\text{RD}}$ low	t <sub>DLφ(RD)</sub>		100		85		70	ns	
$\overline{\text{RD}}$ delay from falling edge of clock to $\overline{\text{RD}}$ low	t <sub>DLφ(RD)</sub>		130		95		80	ns	
$\overline{\text{RD}}$ delay from rising edge of clock to $\overline{\text{RD}}$ high	t <sub>DHφ(RD)</sub>		100		85		70	ns	
$\overline{\text{RD}}$ delay from falling edge of clock to $\overline{\text{RD}}$ high	t <sub>DHφ(RD)</sub>		110		85		70	ns	C <sub>L</sub> = 30 pF

## AC Characteristics (cont)

T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = +5 V ± 5%; unless otherwise specified

Parameter	Symbol	Limits						Unit	Test Conditions
		μPD780 (2.5 MHz)		μPD780-1(4 MHz)		μPD780-2 (6 MHz)			
		Min	Max	Min	Max	Min	Max		
RFSH delay from rising edge of clock to RFSH low	t <sub>DL(RF)</sub>		180		130		110	ns	C <sub>L</sub> = 30 pF
RFSH delay from rising edge of clock to RFSH high	t <sub>DH(RF)</sub>		150		120		100	ns	
WAIT setup time to falling edge of clock	t <sub>S(WT)</sub>	70		70		60		ns	
WR delay from rising edge of clock to WR low	t <sub>DLφ(WR)</sub>		80		65		60	ns	
WR delay from falling edge of clock WR low	t <sub>DLφ(WR)</sub>		90		80		70	ns	
WR delay from falling edge of clock to WR high	t <sub>DHφ(WR)</sub>		100		80		70	ns	
Pulse width to WR low	t <sub>W(WRL)</sub>	(13)		(13)		(13)		ns	


### Notes:

- (1) t<sub>C</sub> = t<sub>W(φH)</sub> + t<sub>W(φL)</sub> + t<sub>R</sub> + t<sub>F</sub>
- (2) Though the structure of the 780 is static, 200μs is guaranteed maximum.
- (3) t<sub>ACM</sub> = t<sub>W(φH)</sub> + t<sub>F</sub> - 65 (75)\* (50)\*\*
- (4) t<sub>ACI</sub> = t<sub>C</sub> - 70 (80)\* (55)\*\*
- (5) t<sub>CA</sub> = t<sub>W(φL)</sub> + t<sub>R</sub> - 50 (40)\* (50)\*\*
- (6) t<sub>CAF</sub> = t<sub>W(φL)</sub> + t<sub>R</sub> - 45 (60)\* (40)\*\*
- (7) t<sub>DCM</sub> = t<sub>C</sub> - 170 (210)\* (140)\*\*
- (8) t<sub>DCI</sub> = t<sub>W(φL)</sub> + t<sub>R</sub> - 170 (210)\* (140)\*\*
- (9) t<sub>CDF</sub> = t<sub>W(φL)</sub> + t<sub>R</sub> - 70 (80)\* (55)\*\*
- (10) t<sub>MR</sub> = 2t<sub>C</sub> + t<sub>W(φH)</sub> + t<sub>F</sub> - 65 (80)\* (50)\*\*
- (11) t<sub>W(MRL)</sub> = t<sub>C</sub> - 30 (40)\* (30)\*\*
- (12) t<sub>W(MRH)</sub> = t<sub>W(φH)</sub> + t<sub>F</sub> - 20 (30)\* (20)\*\*
- (13) t<sub>W(WR)</sub> = t<sub>C</sub> - 30 (40)\* (30)\*\*

\* These values apply to the μPD780.


\*\* These values apply to the μPD780-2.

### Load Circuit for Output




Timing Waveforms

Input Cycle




Output Cycle






## Timing Waveforms (cont)

### M<sub>1</sub> Cycle




4

### Memory Read/Write Cycles



## Timing Waveforms (cont)

### Interrupt Request/Acknowledge Cycle



### Input and Output Cycles

In I/O operations, a single wait state ( $T_W$ ) is automatically included to provide adequate time for an I/O port to decode the address from the port address lines and initiate a wait condition if needed.

### Opcode Fetch Instruction Cycle

At the beginning of the cycle, the contents of the program counter are placed on the address bus. After approximately one-half cycle,  $\overline{MREQ}$  is asserted and its falling edge can be used directly by the external memory as a chip enable signal. The data from the external memory can be gated onto the data bus when  $\overline{RD}$  is asserted. The CPU reads the data at the rising edge of  $T_3$ . During  $T_3$  and  $T_4$ , external dynamic memory is refreshed while the instruction is decoded and executed. The assertion of  $\overline{RFSH}$  indicates that the external dynamic memory requires a refresh read.

### Memory Read or Write Cycles

In read and write operations, the  $\overline{MREQ}$  and  $\overline{RD}$  signals function the same as they do in opcode fetch operations. In a write operation  $\overline{MREQ}$  is asserted and can be used directly by external memory as a chip enable signal when information on the address bus is stable. The  $\overline{WR}$  signal is used as a write strobe to almost any type of semiconductor memory, and is asserted when data on the data bus is stable.

### Interrupt Request/Acknowledge Cycle

The interrupt signal is sampled at the rising edge of the final clock pulse at the end of an instruction. When an interrupt is accepted, an  $M_1$  cycle is begun. Instead of  $\overline{MREQ}$ ,  $\overline{IORQ}$  is asserted during this cycle to indicate that an 8-bit vector address can be placed on the data bus by the interrupting device. This cycle includes the automatic addition of two wait states to facilitate the implementation of a daisy-chain priority interrupt protocol.

## Instruction Set

The instruction set of the μPD780 consists of 158 types of instructions divided into 16 categories as follows:

8-bit load operations	8-bit arithmetic and
register exchanges	logic operations
memory block searches	bit set, reset, and test
16-bit arithmetic operations	operations
rotate and shift operations	I/O operations
jump operations	call operations
restart operations	return operations
miscellaneous operations	general-purpose
16-bit load operations	accumulator and flag
memory block transfers	operations

This comprehensive instruction set is made more powerful by the array of addressing modes implemented by the architecture, as follows:

bit addressing	relative addressing
register-indirect addressing	immediate-extended
immediate addressing	addressing
extended addressing	indexed addressing
implied addressing	modified page zero
register addressing	addressing

## Instruction Set Symbol Definitions

Symbol	Description
•	Flag not affected
0	Flag set
X	Flag
‡	Flag affected according to result of operation
V	Overflow set
P	Parity set
!FF	Interrupt flip-flop set
C	Carry/Link
Z	Zero
P/V	Parity/Overflow
S	Sign
N	Add/Subtract
H	Half Carry

### Instruction Set

Mnemonic	Operation	Description	Operation Code							No. of Clocks	No. of Bytes	Flags								
			7	6	5	4	3	2	1			0	Z	P	V	S	N	H		
ADC HL, ss	HL ← HL + ss + CY	Add with carry reg. pair ss to HL	1	1	1	0	1	0	1	(A)	15	1	†	†	†	V	†	0	X	
ADC A, r	A ← A + r + CY	Add with carry Reg. r to ACC	1	0	0	1	1	0	1	(B)	4	1	†	†	†	V	†	0	†	
ADC A, n	A ← A + n + CY	Add with carry value n to ACC	1	1	0	0	1	1	1	0	7	2	†	†	†	V	†	0	†	
ADC A, (HL)	A ← A + (HL) + CY	Add with carry loc. (HL) to ACC	1	0	0	0	1	1	1	0	7	1	†	†	†	V	†	0	†	
ADC A, (IX + d)	A ← A + (IX + d) + CY	Add with carry loc. (IX + d) to ACC	1	1	0	1	1	0	1		19	3	†	†	†	V	†	0	†	
ADC A, (IY + d)	A ← A + (IY + d) + CY	Add with carry loc. (IY + d) to ACC	1	0	0	1	1	1	0		19	3	†	†	†	V	†	0	†	
ADD A, n	A ← A + n	Add value n to ACC	1	1	0	0	0	1	1	0	7	2	†	†	†	V	†	0	†	
ADD A, r	A ← A + r	Add Reg. r to ACC	1	0	0	0	0	1	1	(B)	4	1	†	†	†	V	†	0	†	
ADD A, (HL)	A ← A + (HL)	Add location (HL) to ACC	1	0	0	0	0	1	1	0	7	1	†	†	†	V	†	0	†	
ADD A, (IX + d)	A ← A + (IX + d)	Add location (IX + d) to ACC	1	1	0	1	1	0	1		19	3	†	†	†	V	†	0	†	
ADD A, (IY + d)	A ← A + (IY + d)	Add location (IY + d) to ACC	1	0	0	0	1	1	0		19	3	†	†	†	V	†	0	†	
ADD HL, ss	HL ← HL + ss	Add Reg. pair ss to HL	0	0	0	1	0	0	1	(A)	11	1	†	†	†	•	•	•	0	X
ADD IX, pp	IX ← IX + pp	Add Reg. pair pp to IX	1	1	0	1	1	0	1	(C)	15	2	†	†	†	•	•	•	0	X
ADD IY, rr	IY ← IY + rr	Add Reg. pair rr to IY	1	1	1	1	1	0	1	(D)	15	2	†	†	†	•	•	•	0	X
AND r	A ← A ∧ r	Logical 'AND' of Reg. r ∧ ACC	1	0	1	0	0	1	1	(B)	4	1	0	†	†	P	†	0	†	
AND n	A ← A ∧ n	Logical 'AND' of value n ∧ ACC	1	1	0	0	1	1	0		7	2	0	†	†	P	†	0	†	
AND (HL)	A ← A ∧ (HL)	Logical 'AND' of loc. (HL) ∧ ACC	1	0	1	0	0	1	1	0	7	1	0	†	†	P	†	0	†	
AND (IX + d)	A ← A ∧ (IX + d)	Logical 'AND' of loc. (IX + d) ∧ ACC	1	1	0	1	1	0	1		19	3	0	†	†	P	†	0	†	
AND (IY + d)	A ← A ∧ (IY + d)	Logical 'AND' of loc. (IY + d) ∧ ACC	1	0	0	0	1	1	0		19	3	0	†	†	P	†	0	†	

## Instruction Set (cont)

Mnemonic	Operation	Description	Operation Code							No. of Clocks	No. of Bytes	Flags					
			7	6	5	4	3	2	1			0	Z	C	P/V	S	N
CPIR	A ← (HL) HL ← HL + 1 BC ← BC - 1 until A = (HL), or BC = 0	Compare location (HL) and ACC, increment HL, decrement BC Repeat until BC = C	1	1	1	0	1	1	0	1	21 if BC = 0 and A ≠ (HL) 16 if BC = 0 or A = (HL)	2	•	†(2)	†(1)	†	†
CPL	A ← A	Complement ACC (1's comp.)	0	0	1	0	1	1	1	1	4	1	•	•	•	•	1
DAA		Decimal adjust ACC	0	0	1	0	0	1	1	1	4	1	†	†	†	P	†
DEC r	r ← r - 1	Decrement Reg. r	0	0	r	r	r	1	0	1 (B)	4	1	•	†	V	†	†
DEC (HL)	(HL) ← (HL) - 1	Decrement loc. (HL)	0	0	1	1	0	1	0	1	11	1	•	†	V	†	†
DEC (IX + d)	(IX + d) ← (IX + d) - 1	Decrement loc. (IX + d)	1	1	0	1	1	0	1	1	23	3	•	†	V	†	†
DEC (IY + d)	(IY + d) ← (IY + d) - 1	Decrement loc. (IY + d)	1	1	1	1	1	0	1	1	23	3	•	†	V	†	†
DEC IX	IX ← IX - 1	Decrement IX	1	1	0	1	1	0	1	1	10	2	•	•	•	•	•
DEC IY	IY ← IY - 1	Decrement IY	1	1	1	1	1	0	1	1	10	2	•	•	•	•	•
DEC ss	ss ← ss - 1	Decrement Reg. pair ss	0	0	1	0	1	0	1	1	6	1	•	•	•	•	•
DI	IFF ← 0	Disable interrupts	0	0	s	1	0	1	1 (A)	4	1	•	•	•	•	•	
DJNZ, e	B ← B - 1 if B = 0 continue if B ≠ 0, PC ← PC + e	Decrement B and jump relative if B = 0	1	1	1	1	0	0	1	1	8	2	•	•	•	•	•
EI	IFF ← 1	Enable interrupts	0	0	s	1	0	0	0	0	← e2 →	2	•	•	•	•	•
EX (SP), HL	H ↔ (SP + 1), L ↔ (SP)	Exchange the location (SP) and HL	1	1	1	1	0	1	1	1	4	1	•	•	•	•	•
EX (SP), IX	IX <sub>H</sub> ↔ (SP + 1) IX <sub>L</sub> ↔ (SP)	Exchange the location (SP) and IX	1	1	0	1	1	0	1	1	19	1	•	•	•	•	•
EX (SP), IY	IY <sub>H</sub> ↔ (SP + 1) IY <sub>L</sub> ↔ (SP)	Exchange the location (SP) and IY	1	1	0	1	1	0	1	1	23	2	•	•	•	•	•
EX AF, AF'	AF ↔ AF'	Exchange the contents of AF, AF'	1	1	1	1	1	0	1	1	23	2	•	•	•	•	•
EX DE, HL	DE ↔ HL	Exchange the contents of DE and HL	0	0	0	1	0	0	0	0	4	1	•	•	•	•	•
EXX	BC ↔ BC' DE ↔ DE', HL ↔ HL'	Exchange the contents of BC, DE, HL with contents of BC', DE', HL', respectively	1	1	1	0	1	0	0	1	4	1	•	•	•	•	•
HALT	Processor Halted	HALT (wait for interrupt or reset)	0	1	1	1	0	1	1	0	4	1	•	•	•	•	•

**Instruction Set (cont)**

Mnemonic	Operation	Description	Operation Code							No. of Clocks	No. of Bytes	Flags								
			7	6	5	4	3	2	1			0	Z	P/V	S	N	H			
BIT b, (HL)	Z ← (HL) <sub>b</sub>	Test BIT b of location (HL)	1	1	0	0	1	0	1	1	(E)	12	2	•	†	X	X	0	1	
BIT b, (IX + d)	Z ← (IX + d) <sub>b</sub>	Test BIT b at location (IX + d)	1	1	0	1	1	0	1	(E)	20	4	•	†	X	X	0	1		
BIT b, (Y + d)	Z ← (Y + d) <sub>b</sub>	Test BIT b at location (Y + d)	1	1	1	1	1	0	1	(E)	20	4	•	†	X	X	0	1		
BIT b, r	Z ← $\bar{r}_b$	Test BIT of Reg. r	0	1	1	0	1	0	1	(B)(E)	8	2	•	†	X	X	0	1		
CALL cc, nn	If condition cc false continues, else same as CALL nn	Call subroutine at location nn if condition cc is true	1	1	←	cc	→	1	0	0	(H)	10	3	•	•	•	•	•	•	
CALL nn	(SP - 1) ← PC <sub>H</sub> (SP - 2) ← PC <sub>L</sub> PC ← nn	Unconditional call subroutine at location nn	1	1	0	0	1	1	0	1	17	3	•	•	•	•	•	•	•	
CCF	CY ← CY	Complement carry flag	0	0	1	1	1	1	1	1	4	1	†	•	•	•	•	•	0	X
CP r	A ← r	Compare Reg. r with ACC	1	0	1	1	1	r	r	r	(B)	4	1	†	†	V	†	†	1	†
CP n	A ← n	Compare value n with ACC	1	1	1	1	1	1	0	0	7	2	†	†	V	†	†	1	†	
CP (HL)	A ← (HL)	Compare loc. (HL) with ACC	1	0	1	1	1	1	0	0	7	1	†	†	V	†	†	1	†	
CP (IX + d)	A ← (IX + d)	Compare loc. (IX + d) with ACC	1	1	0	1	1	0	1	0	19	4	†	†	V	†	†	1	†	
CP (Y + d)		Compare loc. (Y + d) with ACC	1	0	1	1	1	1	0	0	19	2	†	†	V	†	†	1	†	
CPD	A ← (HL) HL ← HL - 1 BC ← BC - 1	Compare location (HL) and ACC, decrement HL and BC	1	1	0	1	0	1	0	1	16	2	•	†(2)	†(1)	†	†	1	†	
CPDR	A ← (HL) HL ← HL - 1 BC ← BC - 1 until A = (HL) or BC = 0	Compare location (HL) and ACC, decrement HL and BC, repeat until BC = 0	1	1	1	0	1	1	0	1	21 if BC = 0 and A ≠ (HL) 16 if BC = 0 or A = (HL)	2	•	†(2)	†(1)	†	†	1	†	
CPI	A ← (HL) HL ← HL + 1, BC ← BC - 1	Compare location (HL) and ACC, increment HL and decrement BC	1	1	1	0	1	1	0	1	16	2	•	†(2)	†(1)	†	†	1	†	

## Instruction Set (cont)

Mnemonic	Operation	Description	Operation Code							No. of Clocks	No. of Bytes	Flags											
			7	6	5	4	3	2	1			0	Z	P	V	S	N	H					
IM 0		Set interrupt mode 0	1	1	0	1	1	0	1	0	1	8	2	.	.	.	.	.	.	.	.		
IM 1		Set interrupt mode 1	0	1	0	0	0	1	1	0		8	2	.	.	.	.	.	.	.	.		
IM 2		Set interrupt mode 2	0	1	0	1	0	1	1	0		8	2	.	.	.	.	.	.	.	.		
IN A, (n)	$A \leftarrow (n)$	Load ACC with input from device n	1	1	0	1	0	1	1		11	2	.	.	.	.	.	.	.	.	.		
IN r, (C)	$r \leftarrow (C)$	Load Reg. r with input from device (C)	1	1	1	0	1	0	1 <sup>(1)</sup>		12	2	.	.	.	.	.	.	P	↑	0	↑	
INC (HL)	$(HL) \leftarrow (HL) + 1$	Increment location (HL)	0	0	1	1	0	1	0	0	11	1	.	.	.	.	.	.	.	V	↑	0	↑
INC IX	$IX \leftarrow IX + 1$	Increment IX	1	1	0	1	1	0	1		10	2	.	.	.	.	.	.	.	.	.	.	.
INC (IX + d)	$(IX + d) \leftarrow (IX + d) + 1$	Increment location (IX + d)	1	1	0	1	1	0	1		23	3	.	.	.	.	.	.	.	V	↑	0	↑
INC IY	$IY \leftarrow IY + 1$	Increment IY	1	1	1	1	0	1	0	1	10	2	.	.	.	.	.	.	.	.	.	.	.
INC (IY + d)	$(IY + d) \leftarrow (IY + d) + 1$	Increment location (IY + d)	1	1	1	1	0	1	0		23	3	.	.	.	.	.	.	.	V	↑	0	↑
INC r	$r \leftarrow r + 1$	Increment Reg. r	0	0	0	0	1	0	0	(B)	4	1	.	.	.	.	.	.	.	V	↑	0	↑
INC ss	$ss \leftarrow ss + 1$	Increment Reg. pair ss	0	0	0	0	1	1	(A)		6	1	.	.	.	.	.	.	.	.	.	.	.
IND	$(HL) \leftarrow (C)$ $B \leftarrow B' - 1, HL \leftarrow HL - 1$	Load location (HL) with input from port (C), decrement HL and B	1	1	1	0	1	0	1		16	2	.	.	.	.	.	.	↑(3)	X	X	1	X
INDR	$(HL) \leftarrow (C)$ $B \leftarrow B - 1$ $HL \leftarrow HL - 1$ until B = 0	Load location (HL) with input from port (C), decrement HL and decrement B, repeat until B = 0	1	1	1	0	1	0	1		21	2	.	.	.	.	.	.	.	X	X	1	X
INI	$(HL) \leftarrow (C)$ $B \leftarrow B - 1, HL \leftarrow HL + 1$	Load location (HL) with input from port (C), and increment HL and decrement B	1	1	0	1	0	1		16	2	.	.	.	.	.	.	.	↑(3)	X	X	1	X
INIR	$(HL) \leftarrow (C)$ $B \leftarrow B - 1$ $HL \leftarrow HL + 1$ until B = 0	Load location (HL) with input from port (C), increment HL and decrement B, repeat until B = 0	1	1	1	0	1	0	1		21	2	.	.	.	.	.	.	.	X	X	1	X
JP (HL)	$PC \leftarrow HL$	Unconditional jump to (HL)	1	1	0	1	0	0	1		4	1	.	.	.	.	.	.	.	.	.	.	.
JP (IX)	$PC \leftarrow IX$	Unconditional jump to (IX)	1	1	0	1	1	0	1		8	2	.	.	.	.	.	.	.	.	.	.	.
JP (IY)	$PC \leftarrow IY$	Unconditional jump to (IY)	1	1	1	0	1	0	1		8	2	.	.	.	.	.	.	.	.	.	.	.

**Instruction Set (cont)**

Mnemonic	Operation	Description	Operation Code							No. of Clocks	No. of Bytes	Flags								
			7	6	5	4	3	2	1			0	C	Z	P/Y	S	N	H		
JP cc, nn	If cc true PC ← nn else continue	Jump to location nn if continue cc	1	1	←	cc	→	0	1	0	(H)	10	3	.	.	.	.	.	.	.
JP nn	PC ← nn	Unconditional jump to location nn	1	1	0	0	0	1	1			10	3	.	.	.	.	.	.	.
JR C, e	If C = 0 continue If C = 1 PC ← PC + e	Jump relative to PC + e, if carry = 1	0	0	1	1	1	0	0	0	7 if condition met, 12 if not	2	2	.	.	.	.	.	.	.
JR e	PC ← PC + e	Unconditional jump relative to PC + e	0	0	0	1	1	0	0	0	←-e-2→	2	2	.	.	.	.	.	.	.
JR NC, e	If C = 1 continue If C = 0 PC ← PC + e	Jump relative to PC + e if carry = 0	0	0	1	1	0	0	0	0	←-e-2→	7	2	.	.	.	.	.	.	.
JR NZ, e	If Z = 1 continue	Jump relative to PC + e if non-zero (Z = 0)	0	0	1	0	0	0	0	0	←-e-2→	7	2	.	.	.	.	.	.	.
JR Z, e	if Z = 0 continue	Jump relative to PC + e if zero (Z = 1)	0	0	1	0	1	0	0	0	←-e-2→	7	2	.	.	.	.	.	.	.
LD A, (BC)	A ← (BC)	Load ACC with location (BC)	0	0	0	1	0	1	0	0		7	1	.	.	.	.	.	.	.
LD A, (DE)	A ← (DE)	Load ACC with location (DE)	0	0	0	1	0	1	0	0		7	1	.	.	.	.	.	.	.
LD A, I	A ← I	Load ACC with I	1	1	1	0	1	0	1	0		9	2	.	.	↑	IFF	↑	0	0
LD A, (nn)	A ← (nn)	Load ACC with location nn	0	0	1	1	0	1	0	0		13	3	.	.	.	.	.	.	.
LD A, R	A ← R	Load ACC with Reg. R	1	1	1	0	1	0	1	0		9	2	.	.	↑	IFF	↑	0	0
LD (BC), A	(BC) ← A	Load location (BC) with ACC	0	0	0	0	0	1	0	0		7	1	.	.	.	.	.	.	.
LD (DE), A	(DE) ← A	Load location (DE) with ACC	0	0	0	1	0	0	1	0		7	1	.	.	.	.	.	.	.
LD (HL), n	(HL) ← n	Load location (HL) with value n	0	0	1	1	0	1	1	0		10	2	.	.	.	.	.	.	.
LD ss, nn	ss ← nn	Load Reg. pair ss with value nn	0	0	s	0	0	0	1	(A)		20	4	.	.	.	.	.	.	.
LD HL, (nn)	H ← (nn + 1)	Load HL with location (nn)	0	0	1	0	1	0	1	0		16	3	.	.	.	.	.	.	.
LD (HL), r	(HL) ← r	Load location (HL) with Reg. r	0	1	1	0	1	0	r	r	(B)	7	1	.	.	.	.	.	.	.
LD I, A	I ← A	Load I with ACC	1	1	1	0	1	0	1	0		9	2	.	.	.	.	.	.	.
			0	1	0	0	0	1	1	1										



## Instruction Set (cont)

Mnemonic	Operation	Description	Operation Code										No. of Clocks	No. of Bytes	Flags				
			7	6	5	4	3	2	1	0	Z	C			P/V	S	N	H	
LD IX, nn	IX ← nn	Load IX with value nn	1	1	0	1	1	1	0	0	1	19	4	.	.	.	.	.	.
LD IX, (nn)	IX <sub>H</sub> ← (nn + 1) IX <sub>L</sub> ← (nn)	Load IX with location (nn)	1	1	0	1	1	1	0	1	20	4	.	.	.	.	.	.	.
LD (IX + d), n	(IX + d) ← n	Load location (IX + d) with value n	1	1	0	1	1	1	0	1	19	4	.	.	.	.	.	.	.
LD (IX + d), r	(IX + d) ← r	Load location (IX + d) with Reg. r	1	1	0	1	1	1	0	1 (B)	19	3	.	.	.	.	.	.	.
LD IY, nn	IY ← nn	Load IY with value nn	1	1	1	1	1	0	1	14	4	.	.	.	.	.	.	.	.
LD IY, (nn)	IY <sub>H</sub> ← (nn + 1) IY <sub>L</sub> ← (nn)	Load IY with location (nn)	1	1	1	1	1	0	1	20	4	.	.	.	.	.	.	.	.
LD ss, (nn)	ss <sub>H</sub> ← (nn + 1) ss <sub>L</sub> ← (nn)	Load Reg. pair dd with location (nn)	1	1	0	1	1	0	1 (A)	20	4	.	.	.	.	.	.	.	.
LD (IY + d), n	(IY + d) ← n	Load (IY + d) with value n	1	1	1	1	1	0	1	19	4	.	.	.	.	.	.	.	.
LD (IY + d), r	(IY + d) ← r	Load location (IY + d) with Reg. r	1	1	1	1	1	0	1 (B)	19	3	.	.	.	.	.	.	.	.
LD (nn), A	(nn) ← A	Load location (nn) with ACC	0	0	1	1	0	0	1	13	3	.	.	.	.	.	.	.	.
LD (nn), ss	(nn + 1) ← ss <sub>H</sub> (nn) ← ss <sub>L</sub>	Load location (nn) with Reg. pair dd	1	1	1	0	1	1	0 (A)	20	4	.	.	.	.	.	.	.	.

**Instruction Set (cont)**

Mnemonic	Operation	Description	Operation Code							No. of Clocks	No. of Bytes	Flags						
			7	6	5	4	3	2	1			0	C	Z	P/V	S	N	H
LD (nn), HL	(nn + 1) ← H (nn) ← L	Load location (nn) with HL	0	0	1	0	0	0	1	0	16	3	.	.	.	.	.	.
LD (nn), IX	(nn + 1) ← IX <sub>H</sub> (nn) ← IX <sub>L</sub>	Load location (nn) with IX	1	1	0	1	1	0	1	20	4	.	.	.	.	.	.	.
LD(nn), IY	(nn + 1) ← IY <sub>H</sub> (nn) ← IY <sub>L</sub>	Load location (nn) with IY	1	1	1	1	1	0	1	20	4	.	.	.	.	.	.	.
LD R, A	R ← A	Load R with ACC	1	1	1	0	1	0	1	9	2	.	.	.	.	.	.	.
LD r, (HL)	r ← (HL)	Load Reg. r with location (HL)	0	1	r	r	1	1	0	(B)	7	1	.	.	.	.	.	.
LD r, (IX + d)	r ← (IX + d)	Load Reg. r with location (IX + d)	1	1	0	1	1	0	1	(B)	19	3	.	.	.	.	.	.
LD r, (IY + d)	r ← (IY + d)	Load Reg. r with location (IY + d)	1	1	1	1	0	1	(B)	19	3	.	.	.	.	.	.	.
LD r, n	r ← n	Load Reg. r with value n	0	0	r	r	1	1	0	(B)	7	2	.	.	.	.	.	.
LD, r, r'	r ← r'	Load Reg. r with Reg. r'	0	1	r	r	r'	r'	(F)	4	1	.	.	.	.	.	.	.
LD SP, HL	SP ← HL	Load SP with HL	1	1	1	1	0	0	1	6	1	.	.	.	.	.	.	.
LD SP, IX	SP ← IX	Load SP with IX	1	1	0	1	1	0	1	10	2	.	.	.	.	.	.	.
LD SP, IY	SP ← IY	Load SP with IY	1	1	1	1	0	1	1	10	2	.	.	.	.	.	.	.
LDD	(DE) ← (HL) DE ← DE - 1 HL ← HL - 1, BC ← BC - 1	Load location (DE) with location (HL), decrement DE, HL and BC	1	1	0	1	0	1	0	16	2	.	.	.	.	.	.	.
LDDR	(DE) ← (HL) DE ← DE - 1 HL ← HL - 1, BC ← BC - 1 until BC = 0	Load location (DE) with location (HL)	1	1	0	1	0	1	1	21	2	.	.	.	.	.	.	.

## Instruction Set (cont)

Mnemonic	Operation	Description	Operation Code							No. of Cycles	No. of Bytes	Flags						
			7	6	5	4	3	2	1			0	Z	P	V	S	N	H
LDI	(DE) ← (HL) DE ← DE + 1 HL ← HL + 1 BC ← BC - 1	Load location (DE) with location (HL), increment DE, HL, decrement BC	1	1	1	0	1	0	1	16	2	•	•	•	†(1)	•	0	0
LDIR	(DE) ← (HL) DE ← DE + 1 HL ← HL + 1 BC ← BC - 1 until BC = 0	Load location (DE) with location (HL); increment DE, HL, decrement BC and repeat until BC = 0	1	1	1	0	1	1	0	1	21 if BC ≠ 0 16 if BC = 0	2	•	•	•	•	0	0
NEG	A ← 0 - A	Negate ACC (2's complement)	1	1	1	0	1	1	0	1	8	2	†	†	†	V	†	1
NOP		No operation	0	0	0	0	0	0	0	4	1	•	•	•	•	•	•	•
OR r	A ← AV r	Logical 'OR' of Reg. r and ACC	1	0	1	1	0	r	r	(B)	4	1	0	†	P	†	0	†
OR n	A ← AV n	Logical 'OR' of value n and ACC	1	1	1	0	1	1	0	n	7	2	•	†	P	†	0	†
OR (HL)	A ← AV (HL)	Logical 'OR' of loc. (HL) and ACC	1	0	1	1	0	1	1	0	7	1	•	†	P	†	0	†
OR (IX + d)	A ← (IX + d)	Logical 'OR' of loc. (IX + d) Δ ACC	1	1	0	1	1	0	1	1	19	3	•	†	P	†	0	†
OR (IY + d)	A ← AV (IY + d)	Logical 'OR' of loc. (IY + d) Δ ACC	1	1	1	1	1	0	1	1	19	3	•	†	P	†	0	†
OTDR	(C) ← (HL) B ← B - 1 HL ← HL - 1 until B = 0	Load output port (C) with contents of location (HL), decrement HL and B, repeat until B = 0	1	1	0	1	1	0	1	1	21 if B ≠ 0 16 if B = C	2	•	1	X	X	1	X
OTIR	(C) ← (HL) B ← B - 1 HI ← HL + 1 until B = 0	Load output port (C) with location (HL), increment HL, decrement B, repeat until B = 0	1	1	1	0	1	1	0	1	21 if B ≠ 0 16 if B = C	2	•	1	X	X	1	X
OUT (C), r	(C) ← r	Load output port (C) with Reg. r	1	1	1	0	1	0	1	(B)	12	2	•	•	•	•	•	•
OUT (n), A	(n) ← A	Load output port (n) with ACC	1	1	0	1	0	0	1	1	11	2	•	•	•	•	•	•
OUTD	(C) ← (HL) B ← B - 1, HL ← HL - 1	Load output port (C) with location (HL), increment HL and decrement B	1	1	0	1	1	0	1	1	16	2	•	†(3)	X	X	1	X
OUTI	(C) ← (HL) B ← B - 1, HL ← HL + 1	Load output port (C) with location (HL), increment HL and decrement B	1	1	1	0	1	1	0	1	16	2	•	†(3)	X	X	1	X

**Instruction Set (cont)**

Mnemonic	Operation	Description	Operation Code							No. of Clocks	No. of Bytes	Flags					
			7	6	5	4	3	2	1			0	C	Z	P/Y	S	N
POP IX	IX <sub>H</sub> ← (SP + 1) IX <sub>L</sub> ← (SP)	Load IX with top of stack	1	1	0	1	1	0	1	14	2	•	•	•	•	•	•
POP IY	IY <sub>H</sub> ← (SP + 1) IY <sub>L</sub> ← (SP)	Load IY with top of stack	1	1	1	1	1	1	0	14	2	•	•	•	•	•	•
POP qq	qq <sub>H</sub> ← (SP + 1) qq <sub>L</sub> ← (SP)	Load Reg. pair qq with top of stack	1	1	q	q	0	0	1 (G)	10	1	•	•	•	•	•	•
PUSH IX	(SP - 2) ← IX <sub>L</sub> (SP - 1) ← IX <sub>H</sub>	Load IX onto stack	1	1	0	1	1	0	1	15	2	•	•	•	•	•	•
PUSH IY	(SP - 2) ← IY <sub>L</sub> (SP - 1) ← IY <sub>H</sub>	Load IY onto stack	1	1	1	1	1	0	1	15	2	•	•	•	•	•	•
PUSH qq	(SP - 2) ← qq <sub>L</sub> (SP - 1) ← qq <sub>H</sub>	Load Reg. pair qq onto stack	1	1	q	q	0	1	0 1 (G)	11	1	•	•	•	•	•	•
RES b,r	S <sub>b</sub> ← 0	Reset Bit b of Reg. r	1	1	0	0	1	0	1 1 (B)	8	2	•	•	•	•	•	•
RES b, (HL)	S <sub>b</sub> ← 0, (HL)	Reset Bit b of loc. (HL)	1	0	b	b	r	r	1 (E)	15	2	•	•	•	•	•	•
RES b, (IX + d)	S <sub>b</sub> ← 0 (IX + d)	Reset Bit b of loc. (IX + d)	1	1	0	1	1	0	1	23	4	•	•	•	•	•	•
RES b, (IY + d)	S <sub>b</sub> ← 0, (IY + d)	Reset Bit b of loc. (IY + d)	1	1	1	1	1	0	1	23	4	•	•	•	•	•	•
RET	PC <sub>L</sub> ← (SP) PC <sub>H</sub> ← (SP + 1)	Return from subroutine	1	1	0	0	1	0	0	10	1	•	•	•	•	•	•
RET cc	If condition cc is false cont. else (PC <sub>L</sub> ← (SP) PC <sub>H</sub> ← (SP + 1)	Return from subroutine if condition cc is true	1	1	←	cc	→	0	0	0 (H)	1	•	•	•	•	•	•
RETI		Return from interrupt	1	1	1	0	1	0	1	14	2	•	•	•	•	•	•
RETN		Return from non-maskable interrupt	1	1	0	1	0	1	0	14	2	•	•	•	•	•	•
RL r		Rotate left through carry Reg. r	1	1	0	0	1	0	1 (B)	2	2	↑	↑	↑	P	↑	0
RL (HL)		Rotate left through carry loc. (HL)	1	1	0	0	1	0	1	4	2	↑	↑	↑	P	↑	0

## Instruction Set (cont)

Mnemonic	Operation	Description	Operation Code							No. of Clocks	No. of Bytes	Flags							
			7	6	5	4	3	2	1			0	Z	C	P	N	H		
RL (IX + d)		Rotate left through carry loc. (IX + d)	1	1	0	1	1	0	1	6	4	†	†	†	P	†	0	0	
RL (IY + d)		Rotate left through carry loc. (IY + d)	1	1	1	1	1	0	1	6	4	†	†	†	P	†	0	0	
RLA		Rotate left ACC through carry	0	0	0	1	0	1	1	4	1	†	†	†	•	•	•	0	0
RLC (HL)		Rotate location (HL) left circular	1	1	0	0	1	0	1	15	2	†	†	†	†	P	†	0	0
RLC (IX + d)		Rotate location (IX + d) left circular	1	1	0	1	1	0	1	23	4	†	†	†	†	P	†	0	0
RLC (IY + d)		Rotate location (IY + d) left circular	1	1	1	1	1	0	1	23	4	†	†	†	†	P	†	0	0
RLC r		Rotate Reg. r left circular	1	1	0	0	1	1	8	2	†	†	†	†	P	†	0	0	
RLCA		Rotate left circular ACC	0	0	0	0	1	1	4	1	†	†	†	•	•	•	0	0	
RLD		Rotate digit left and right between ACC and location (HL)	1	1	0	1	0	1	18	2	•	†	†	†	P	†	0	0	
RR r		Rotate right through carry Reg. r	1	1	0	0	1	0	1	2	2	†	†	†	†	P	†	0	0
RR (HL)		Rotate right through carry loc. (HL)	1	1	0	1	0	1	4	2	†	†	†	†	P	†	0	0	
RR (IX + d)		Rotate right through carry loc. (IX + d)	1	1	0	1	1	0	1	6	4	†	†	†	†	P	†	0	0
RR (IY + d)		Rotate right through carry loc. (IY + d)	1	1	1	1	1	0	1	6	4	†	†	†	†	P	†	0	0
RRA		Rotate right ACC through carry	0	0	0	1	1	1	4	1	†	†	†	•	•	•	0	0	
RRC r		Rotate Reg. r right circular	1	1	0	0	1	0	1	2	2	†	†	†	†	P	†	0	0

**Instruction Set (cont)**

Mnemonic	Operation	Description	Operation Code							No. of Clocks	No. of Bytes	Flags								
			7	6	5	4	3	2	1			0	Z	P	V	S	N	H		
RRC (HL)		Rotate loc. (HL) right circular	1	1	0	0	1	0	1	1	0	4	2	†	†	†	†	0	0	0
RRC (X + d)		Rotate loc (X + d) right circular	1	1	0	1	1	0	1	1	0	6	4	†	†	†	†	0	0	0
RRC (Y + d)	$m = r, (HL), (IX + d), (IY + d), A$	Rotate loc. (Y + d) right circular	1	1	1	1	1	0	1	1	0	6	4	†	†	†	†	0	0	0
RRCA		Rotate right circular ACC	0	0	0	0	1	1	1	1	0	4	1	†	†	†	†	0	0	0
RRD		Rotate digit right and then left between ACC and location (HL)	1	1	1	0	1	0	1	0	1	18	2	•	†	†	†	0	0	0
RST <sub>1</sub>	$(SP - 1) \leftarrow PC_H$ $(SP - 2) \leftarrow PC_L$ $PC_H \leftarrow 0, PC_L \leftarrow T$	Restart to location T	1	1	1	1	1	1	1	1	1	11	1	•	•	•	•	•	•	•
SBC A, r	$A \leftarrow A - r$ CY	Subtract Reg. r from ACC w/carry	1	0	0	1	1	r	r	r	(B)	4	1	†	†	†	†	0	1	†
SBC A, n	$A \leftarrow A - n - CY$	Subtract value n from ACC with carry	1	1	0	1	1	1	0	0	n	7	2	†	†	†	†	0	1	†
SBC A, (HL)	$A \leftarrow A - (HL) - CY$	Sub. loc. (HL) from ACC w/carry	1	0	0	1	1	1	0	0	n	7	1	†	†	†	†	0	1	†
SBC A, (IX + d)	$A \leftarrow A - (IX + d) - CY$	Subtract loc. (IX + d) from ACC with carry	1	1	0	1	1	0	1	0	1	19	3	†	†	†	†	0	1	†
SBC A, (IY + d)	$A \leftarrow A - (IY + d) - CY$	Subtract loc. (IY + d) from ACC with carry	1	1	1	1	1	0	1	0	1	19	3	†	†	†	†	0	1	†
SBC HL, ss	$HL \leftarrow HL - ss - CY$	Subtract Reg. pair ss from HL with carry	1	1	1	0	1	0	1	0	1(A)	15	2	†	†	†	†	0	1	X
SCF	$CY \leftarrow 1$	Set carry flag (C = 1)	0	0	1	1	0	1	1	1	0	4	1	1	•	•	•	•	0	0
SET b, (HL)	$(HL)_b \leftarrow 1$	Set Bit b of location (HL)	1	1	0	0	1	0	1	1(E)	15	2	•	•	•	•	•	•	•	•
SET b, (IX + d)	$(IX + d)_b \leftarrow 1$	Set Bit b of location (IX + d)	1	1	0	1	1	0	1	1(E)	23	4	•	•	•	•	•	•	•	•

## Instruction Set (cont)

Mnemonic	Operation	Description	Operation Code							No. of Clocks	No. of Bytes	Flags							
			7	6	5	4	3	2	1			0	Z	P	V	S	N	H	
SET b, (Y + d)	(Y + d) <sub>b</sub> ← 1	Set Bit b of location (Y + d)	1	1	1	1	1	0	1	(E)	23	4	•	•	•	•	•	•	
SET b, r	r <sub>b</sub> ← 1	Set Bit b of Reg. r	1	1	0	0	1	0	1	(B)	8	2	•	•	•	•	•	•	
SLA r		Shift Reg. r left arithmetic	1	1	0	0	1	0	1	(B)	8	2	†	†	†	P	†	0	0
SLA (HL)		Shift loc. (HL) left arithmetic	1	1	0	0	1	0	1	1	15	2	†	†	†	P	†	0	0
SLA (X + d)	m = r, (HL), (X + d), (Y + d)	Shift loc. (X + d) left arithmetic	1	1	0	1	1	0	1		23	4	†	†	†	P	†	0	0
SLA (Y + d)		Shift loc. (Y + d) left arithmetic	1	1	1	1	0	1	0	1	23	4	†	†	†	P	†	0	0
SRA r		Shift Reg. r right arithmetic	1	0	0	1	0	1	1	(B)	8	2	†	†	†	P	†	0	0
SRA (HL)		Shift loc. (HL) right arithmetic	1	1	0	0	1	0	1	1	15	2	†	†	†	P	†	0	0
SRA (X + d)	m = r, (HL), (X + d), (Y + d)	Shift loc. (X + d) right arithmetic	1	1	0	1	1	0	1		23	4	†	†	†	P	†	0	0
SRA (Y + d)		Shift loc. (Y + d) right arithmetic	1	1	1	1	0	1	0	1	23	4	†	†	†	P	†	0	0
SRL r		Shift Reg. r right logical	1	0	1	1	1	0	1	(B)	8	2	†	†	†	P	†	0	0
SRL (HL)		Shift loc. (HL) right logical	1	1	0	1	0	1	1	1	15	2	†	†	†	P	†	0	0
SRL (X + d)	m = r, (HL), (X + d), (Y + d)	Shift loc. (X + d) right logical	1	1	0	1	1	0	1		23	4	†	†	†	P	†	0	0

**Instruction Set (cont)**

Mnemonic	Operation	Description	Operation Code										No. of Clocks	No. of Bytes	Flags							
			7	6	5	4	3	2	1	0	C	Z			P	V	S	N	H			
SRL (Y + d)		Shift loc. (Y + d) right logical	1	1	1	1	1	0	1	0	1	0	1	23	4	+	+	+	+	0	0	
SUB r	A ← A - r	Subtract Reg. r from ACC	1	0	0	1	0	r	r	(B)	4	1	+	+	+	+	V	+	+	+	+	
SUB n	A ← A - n	Subtract value n from ACC	1	1	0	1	0	1	1	0	7	2	+	+	+	+	V	+	+	+	+	
SUB (HL)	A ← A - (HL)	Subtract loc. (HL) from ACC	n	n	n	n	n	n	n	n	7	1	+	+	+	+	V	+	+	+	+	
SUB (IX + d)	A ← A - (IX + d)	Subtract loc. (IX + d) from ACC	1	1	0	1	1	0	1	1	0	19	3	+	+	+	+	V	+	+	+	+
SUB (IY + d)	A ← A - (IY + d)	Subtract loc. (IY + d) from ACC	d	d	d	d	d	d	d	d	19	3	+	+	+	+	V	+	+	+	+	
XOR r	A ← A ∨ r	Exclusive 'OR' Reg. r and ACC	1	0	1	0	1	r	r	(B)	4	1	+	+	+	+	P	+	+	+	+	
XOR n	A ← A ∨ n	Exclusive 'OR' value n and ACC	1	1	1	0	1	1	1	0	7	2	+	+	+	+	P	+	+	+	+	
XOR (HL)	A ← A ∨ (HL)	Exclusive 'OR' loc. (HL) and ACC	1	0	1	0	1	1	1	0	7	1	+	+	+	+	P	+	+	+	+	
XOR (IX + d)	A ← A ∨ (IX + d)	Exclusive 'OR' loc. (IX + d) and ACC	1	0	1	0	1	1	1	0	19	3	+	+	+	+	P	+	+	+	+	
XOR (IY + d)	A ← A ∨ (IY + d)	Exclusive 'OR' loc. (IY + d) and ACC	d	d	d	d	d	d	d	d	19	3	+	+	+	+	P	+	+	+	+	

**Note:**

- (1) P/V flag is 0 if B = 0, else P/V = 1
- (2) Z = 1 if A = (HL), else Z = 0
- (3) If B = 0, Z flag set, else reset

A	B	C	D	E	F	G	H	I		
Reg ss	Reg r	Reg pp	Reg rr	Bit b	Reg r, r'	Reg qq	CC	Condition	Relevant Flag	Reg r
BC 00	A 111	BC 00	BC 00	0 000	A 111	BC 00	00 000	NZ Non zero	Z	B 000
DE 01	B 000	DE 01	DE 01	1 001	B 000	DE 01	001 Z	Zero	Z	C 001
HL 10	C 001	IX 10	IY 10	2 010	C 001	HL 10	010 NC	Non carry	C	D 010
SP 11	D 010	SP 11	SP 11	3 011	D 010	AF 11	011 C	Carry	C	E 011
	E 011			4 100	E 011		100 PO	Parity odd	P/V	H 100
	H 100			5 101	H 100		101 PE	Parity even	P/V	L 101
	L 101			6 110	L 101		110 P	Sign positive	S	F 110
				7 111			111 M	Sign negative	S	A 111