



# DM74ALS165 8-Bit Parallel In/Serial Out Shift Register

#### **Features**

- Complementary outputs
- Direct overriding load (data) inputs
- Gated clock inputs
- Parallel-to-serial data conversion

## **General Description**

The DM74ALS165 is an 8-bit serial register that, when clocked, shifts the data toward serial output,  $\overline{Q}_H$ . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the SH/ $\overline{LD}$  input. The DM74ALS165 also features a clock inhibit function and a complemented serial output,  $\overline{Q}_H$ .


Clocking is accomplished by a LOW-to-HIGH transition of the CLK input while SH/ $\overline{LD}$  is held HIGH and CLK INH is held LOW. The functions of the CLK and CLK INH (clock inhibit) inputs are interchangeable. Since a LOW CLK input and a LOW-to-HIGH transition of CLK INH will also accomplish clocking, CLK INH should be changed to the high level only while the CLK input is HIGH. Parallel loading is inhibited when SH/ $\overline{LD}$  is held HIGH. The parallel inputs to the register are enabled while SH/ $\overline{LD}$  is LOW independently of the levels of CLK, CLK INH, or SER inputs.

## **Ordering Information**

Order Number	Package Number	Package Description
DM74ALS165M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering number.

## **Connection Diagram**



### **Function Table**

	Inputs						
Shift/Load	Clock Inhibit	Clock	Serial	Parallel AH	$Q_A$	Q <sub>B</sub>	Output Q <sub>H</sub>
L	Х	Х	Х	ah	а	b	h
Н	L	L	Х	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>H0</sub>
Н	L	$\uparrow$	Н	X	Н	$Q_{An}$	Q <sub>Gn</sub>
Н	L	<b>↑</b>	L	X	L	Q <sub>An</sub>	Q <sub>Gn</sub>
Н	<b>1</b>	L	Н	X	Н	$Q_{An}$	Q <sub>Gn</sub>
Н	1	L	L	X	L	Q <sub>An</sub>	Q <sub>Gn</sub>
Н	Н	Χ	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>H0</sub>

H = HIGH Level (steady-state)

L = LOW Level (steady-state)

X = Don't Care (any input, including transitions)


↑ = Transition from LOW-to-HIGH level


a...h = The level of steady-state input at inputs A through H, respectively

 $Q_{A0}$ ,  $Q_{B0}$ ,  $Q_{H0}$  = The level of  $Q_A$ ,  $Q_B$ , or  $Q_H$ , respectively, before the indicated steady-state input conditions were established

 $Q_{An}$ ,  $Q_{Gn}$  = The level of  $Q_{A}$  or  $Q_{G}$ , respectively, before the most recent  $\uparrow$  transition of the clock

# **Logic Diagram**





## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating	
V <sub>CC</sub>	Supply Voltage	7V	
VI	Input Voltage	7V	
T <sub>A</sub>	Operating Free Air Temperature Range	0°C to +70°C	
T <sub>STG</sub>	Storage Temperature Range	–65°C to +150°C	
$\theta_{JA}$	Typical Thermal Resistance	104.0°C/W	

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	F	Parameter	Min.	Тур.	Max.	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	V
V <sub>IH</sub>	HIGH Level Input	Voltage	2			V
V <sub>IL</sub>	LOW Level Input	Voltage			0.8	V
I <sub>OH</sub>	HIGH Level Outp	ut Current			-0.4	mA
I <sub>OL</sub>	LOW Level Outpo	ut Current			8	mA
f <sub>CLOCK</sub>	Clock Frequency		45			MHz
t <sub>W</sub>	Pulse Duration	CLK HIGH	11			ns
		CLK LOW	11			
	Load		12			
t <sub>SU</sub>	t <sub>SU</sub> Setup Time	SH/LD	10			ns
		Data	10			
t <sub>SU</sub>	Setup Time	CLK INH ↓ before CLK	11			ns
		Serial before CLK	10			
t <sub>H</sub>	Hold Time		4			ns
T <sub>A</sub>	Operating Free Air Temperature		0		70	°C

### **Electrical Characteristics**

Over recommended operating free air temperature range (unless otherwise noted).

Symbol	Parameter	Condi	itions	Min.	Typ. <sup>(1)</sup>	Max.	Units
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5V, I_I$	$V_{CC} = 4.5V, I_I = -18mA$			-1.5	V
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -0.4$ mA		V <sub>CC</sub> – 2			V
		$V_{CC} = 4.5V$ to	5.5V				
V <sub>OL</sub>	LOW Level Output Voltage	V <sub>CC</sub> = 4.5V	$I_{OL} = 4mA$		0.25	0.4	V
			$I_{OL} = 8mA$		0.35	0.5	
I <sub>I</sub>	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{I} = 7V$				0.1	mA
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = 5.5V, V_I = 2.7V$				20	μΑ
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = 5.5V, V_I = 0.4V$				-0.1	mA
I <sub>O</sub> <sup>(2)</sup>	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
I <sub>CC</sub>	Supply Current	$V_{CC} = 5.5V^{(3)}$			16	24	mA

#### Notes:

- 1. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.
- 2. The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.
- 3. With the outputs open, CLK INH and CLK at 4.5V, and a clock pulse applied to the SH/ $\overline{\text{LD}}$  input, I<sub>CC</sub> is measured first with the parallel inputs at 4.5V, then with the parallel inputs grounded.


# **Switching Characteristics**


Over recommended free air temperature range. All typical values are measured at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

Symbol	Parameter	Input	Output	Conditions	Min.	Тур.	Max.	Units
f <sub>MAX</sub>	Maximum Frequency			$V_{CC} = 4.5V \text{ to } 5.5V,$	45	60		MHz
t <sub>PLH</sub>	Propagation Delay Time, LOW-to-HIGH Level Output	Load	$Q_H$ or $\overline{Q}_H$	$C_L = 50 \text{pF},$ $R_L = 500 \Omega$	4	13	20	ns
t <sub>PHL</sub>	Propagation Delay Time, HIGH-to-LOW Level Output	Load	$Q_H$ or $\overline{Q}_H$	T <sub>A</sub> = Min. to Max.	4	14	22	ns
t <sub>PLH</sub>	Propagation Delay Time, LOW-to-HIGH Level Output	CLK	$Q_H$ or $\overline{Q}_H$		3	7	13	ns
t <sub>PHL</sub>	Propagation Delay Time, HIGH-to-LOW Level Output	CLK	$Q_H$ or $\overline{Q}_H$		3	9	14	ns
t <sub>PLH</sub>	Propagation Delay Time, LOW-to-HIGH Level Output	Н	Q <sub>H</sub>		3	7	13	ns
t <sub>PHL</sub>	Propagation Delay Time, HIGH-to-LOW Level Output	Н	Q <sub>H</sub>		3	9	16	ns
t <sub>PLH</sub>	Propagation Delay Time, LOW-to-HIGH Level Output	Н	Q <sub>H</sub>		2	8	15	ns
t <sub>PHL</sub>	Propagation Delay Time, HIGH-to-LOW Level Output	Н	$\overline{Q}_H$		3	9	16	ns

# **Physical Dimensions**

Dimensions are in millimeters unless otherwise noted.








Figure 1. 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A





#### **TRADEMARKS**

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks

ACEx® Build it Now™ CorePLUS™ CROSSVOLT™ CTL™ Current Transfer Logic™ EcoSPARK® FACT Quiet Series™ FACT® FAST® FastvCore™ FPS™ FRFET® Global Power Resource™	Green FPS™ e-Series™ GTO™ i-Lo™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroPak™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR® PDP-SPM™ Power220® Power247®	Power-SPM™ PowerTrench® Programmable Active Droop™ QFET® QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6	SyncFET™ The Power Franchise®  TM TinyBoost™ TinyBuck™ TinyLogic® TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ µSerDes™ UHC® UniFET™
Global Power Resource <sup>SM</sup>	Power247 <sup>®</sup>	SuperSOT™-6	VCX™
Green FPS™	POWEREDGE <sup>®</sup>	SuperSOT™-8	

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

# PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I28