

October 1986 Revised March 2000

# DM74AS240 • DM74AS244 3-STATE Bus Driver/Receiver

### **General Description**

This family of Advance Schottky 3-STATE Bus circuits are designed to provide either bidirectional or unidirectional buffer interface in Memory, Microprocessor, and Communication Systems. The output characteristics of the circuits have low impedance sufficient to drive terminated transmission lines down to  $133\Omega.$  The input characteristics of the circuits likewise have a high impedance so it will not significantly load the transmission line. The package contains eight 3-STATE buffers organized with four buffers having a common 3-STATE enable gate. The DM74AS240 and DM74AS244 are eight wide in a 20 pin package, and may be used as a 4 wide bidirectional or eight wide unidirectional. The buffer selection includes inverting and non-inverting, with enable or disable 3-STATE control.

#### **Features**


- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Improved switching performance with less power dissipation compared with Schottky counterpart
- Functional and pin compatible with 74LS and Schottky counterpart
- $\blacksquare$  Switching response specified into 500 $\!\Omega$  and 50 pF
- Specified to interface with CMOS at  $V_{OH} = V_{CC} 2V$


### **Ordering Code:**

	Order Number	Package Number	Package Description
	DM74AS240WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74AS240N N20A 2		N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
	DM74AS244WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
	DM74AS244N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Connection Diagrams**





### **Function Tables**

#### DM74AS240

	Inp	uts	Output				
G		Α	Y				
L		L	Н				
	L	Н	L				
Н		Х	Z				

L = LOW Logic Level H = HIGH Logic Level

#### DM74AS244

Inp	uts	Output			
G	Α	Y			
L	L	L			
L	Н	Н			
нх		7			

X = Either LOW or HIGH Logic Level Z = High Impedance

## **Absolute Maximum Ratings**(Note 1)

 $\begin{array}{ccc} \text{Supply Voltage, V}_{\text{CC}} & 7V \\ \text{Input Voltage} & 7V \\ \text{Voltage Applied to Disabled Output} & 5.5V \\ \text{Operating Free Air Temperature Range} & 0^{\circ}\text{C to } +70^{\circ}\text{C} \\ \end{array}$ 

Storage Temperature Range -65°C to +150°C

Typical  $\theta_{JA}$ 

N Package 57.0°C/W

M Package 76.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	V
V <sub>IH</sub>	HIGH Level Input Voltage	2			V
V <sub>IL</sub>	LOW Level Input Voltage			0.8	V
I <sub>OH</sub>	HIGH Level Output Current			<b>−15</b>	mA
I <sub>OL</sub>	LOW Level Output Current			64	mA
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C

#### **Electrical Characteristics**

over recommended operating free air temperature range. All typical values are measured at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Symbol	Parameter		Conditions		Min	Тур	Max	Units
V <sub>IK</sub>	Input Clamp Voltage	V <sub>CC</sub> = 4.5V, I <sub>IN</sub> = -18 mA				-1.2	V	
V <sub>OH</sub>	HIGH Level	$V_{CC} = 4.5V, I_{OH}$	$V_{CC} = 4.5V, I_{OH} = -3 \text{ mA}$		2.4	3.2		
	Output Voltage	$V_{CC} = 4.5V, I_{OH}$	<sub>t</sub> = Max		2.4			V
		$I_{OH} = -2 \text{ mA}, V$	$_{OH} = -2 \text{ mA}, V_{CC} = 4.5 \text{V to } 5.5 \text{V}$					
V <sub>OL</sub>	LOW Level Output Voltage	$V_{CC} = 4.5V$ , $I_{OL}$	= Max			0.35	0.55	V
I <sub>I</sub>	Input Current at Max Input Voltage	$V_{CC} = 5.5V$	$V_{IN} = 7V$	Others			100	μΑ
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IN}$	$V_{CC} = 5.5V$ , $V_{IN} = 2.7V$ Others				20	μΑ
I <sub>IL</sub>	LOW Level Input Current	V <sub>CC</sub> = 5.5V, V <sub>IN</sub>	$V_{CC} = 5.5V, V_{IN} = 0.4V$ AS240, (G, $\overline{G}$ ), (Control Inputs), DM74AS244 ( $\overline{G}$ ) DM74AS244 (A)				-500	
								μΑ
							-1000	
I <sub>OZH</sub>	HIGH Level 3-STATE Output Current	V <sub>CC</sub> = 5.5V, V=	V <sub>CC</sub> = 5.5V, V= 2.7V				50	μΑ
I <sub>OZL</sub>	LOW Level 3-STATE	V 5 5V V	0.41/	DM74AS240,				μА
	Output Current	$V_{CC} = 5.5V, V =$	= 0.40	DM74AS244			-50	
I <sub>O</sub> (Note 2)	Output Drive Current	$V_{CC} = 5.5V, V_{C}$	<sub>UT</sub> = 2.25V	•	-50	-115	-150	mA
I <sub>CC</sub>	DM74AS240	$V_{CC} = 5.5V$	Outp	uts HIGH		11	17	
	Supply Current		Outputs LOW 3-STATE			51	75	mA
						24	38	
Icc	DM74AS244	$V_{CC} = 5.5V$	Outputs HIGH			22	34	
	Supply Current		Outputs LOW			60	90	mA
			3-STATE			34	54	

Note 2: The output conditions have been chosen to produce a current that closely approximates one half the true short-circuit output current, I<sub>OS</sub>.

# **DM74AS240 Switching Characteristics**


over recommended operating free air temperature range


Symbol	Parameter	Conditions	From (Input)	To (Output)	Min	Max	Units
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_1 = R_2 = 500\Omega$	А	Y	2	6.5	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	C <sub>L</sub> = 50 pF	А	Y	2	5.7	ns
t <sub>PZL</sub>	Output Enable to LOW Level		G	Υ	2	9	ns
t <sub>PZH</sub>	Output Enable to HIGH Level		G	Υ	2	6.4	ns
t <sub>PLZ</sub>	Output Disable from LOW Level		G	Υ	2	9.5	ns
t <sub>PHZ</sub>	Output Disable from HIGH Level		G	Υ	2	5	ns

# **DM74AS244 Switching Characteristics**

over recommended operating free air temperature range

Symbol	Parameter	Conditions	From (Input)	To (Output)	Min	Max	Units
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$	А	Y	2	6.2	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output		А	Y	2	6.2	ns
t <sub>PZL</sub>	Output Enable to LOW Level		G	Y	2	7.5	ns
t <sub>PZH</sub>	Output Enable to HIGH Level		G	Y	2	9	ns
t <sub>PLZ</sub>	Output Disable from LOW Level		G	Y	2	9	ns
t <sub>PHZ</sub>	Output Disable from HIGH Level		G	Υ	2	6	ns





20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com