

August 1986 Revised March 2000

DM74LS283 4-Bit Binary Adder with Fast Carry

General Description

These full adders perform the addition of two 4-bit binary numbers. The sum (Σ) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. These adders feature full internal look ahead across all four bits. This provides the system designer with partial lookahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion.

Features

- Full-carry look-ahead across the four bits
- Systems achieve partial look-ahead performance with the economy of ripple carry
- Typical add times

Two 8-bit words 25 ns Two 16-bit words 45 ns


■ Typical power dissipation per 4-bit adder 95 mW

Ordering Code:

Order Number	Package Number	Package Description
DM74LS283M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS283N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram




Function Table

			Outputs						
	Inj	out		When C0 =	- L		When C0 =	• H	
					WI	nen C2 = L		Wh	ien C2 = H
A1 /	B1 /	A2 /	B2 /	Σ1	Σ2	C2 /	Σ1	Σ2	C2
A3	B3	A4	B4	Σ3	Σ4	C4	Σ3	Σ4	C4
L	L	L	L	L	L	L	Н	L	L
Н	L	L	L	Н	L	L	L	Н	L
L	H	L	L	Н	L	L	L	Н	L
Н	H	L	L	L	Н	L	H '	H	L
L	L	Н	L	L	Н	L	Н	Н	L
н	L	H	L	Н	Н	L	L	L	н
L	н	Н	L	Н	H	L	L	L	н
н	Н	Н	L	L	L	H	Н	L	н
L	L	L	Н	L	Н	L	Н	Н	L
Н	L	L	Н	Н	н	L	L	L	Н
L	Н	L	н	Н	Н	L	L	L	н
Н	Н	L	н	L	L	Н	Н	L	Н
L	L	н	н	L	L	Н	Н	L	Н
Н	L	н	н	Н	L	Н	L	Н	Н
L	Н	Н	н	н	L	Н	L	н	Н
н	Н	Н	Н	L	Н	Н	Н	Н	н

H = HIGH Level, L = LOW Level

Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs Σ 1 and Σ 2 and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs Σ 3, Σ 4, and C4.

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range $0^{\circ}\text{C to } +70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } +150^{\circ}\text{C}$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{OH}	HIGH Level Output Current			-0.4	mA
I _{OL}	LOW Level Output Current			8	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V _{OH}	HIGH Level	V _{CC} = Min, I _{OH} = Max		2.7	2.4		\/
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$		(Note 2) -1. 2.7 3.4 0.35 0.25 0.4 0.1 40 20 -0. -20 19 34		v	
V _{OL}	LOW Level	V _{CC} = Min, I _{OL} = Max			0.25	0.5	
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$			0.33	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min			0.25	0.4	
I _I	Input Current @ Max	V _{CC} = Max	A, B			0.2	mΛ
	Input Voltage	$V_I = 7V$	C0			0.1	IIIA
I _{IH}	HIGH Level	V _{CC} = Max	A, B			40	mA μA mA
	Input Current	$V_I = 2.7V$	C0			20	
I _{IL}	LOW Level	V _{CC} = Max	A, B			-0.8	mΛ
	Input Current	$V_I = 0.4V$	C0			-0.4	IIIA
Ios	Short Circuit Output Current	V _{CC} = Max		-20		-100	mA
I _{CC1}	Supply Current	V _{CC} = Max (Note 4)	•		19	34	mA
I _{CC2}	Supply Current	V _{CC} = Max (Note 5)			22	39	mA


Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 4: I_{CC1} is measured with all outputs OPEN, all B inputs LOW and all other inputs at 4.5V, or all inputs at 4.5V.

Note 5: I_{CC2} is measured with all outputs OPEN and all inputs GROUNDED.


66	/ and T _A = 25°C	From (Input)		R _I =	2 k Ω		Т
Symbol	Parameter	To (Output)	C ₁ = 15 pF				U
•			Min	Max	Min	Max	-
t _{PLH}	Propagation Delay Time	CO to 74 70		24		20	
	LOW-to-HIGH Level Output	C0 to Σ 1, Σ 2		24			
t _{PHL}	Propagation Delay Time	C0 to Σ1, Σ2		24		Max 28 30 28 30 28 30 28 30 24 25	
	HIGH-to-LOW Level Output	CU 10 Z 1, ZZ		24		30	
t _{PLH}	Propagation Delay Time	C0 to Σ3		24		20	
	LOW-to-HIGH Level Output	CO 10 <u>Z</u> 3		24		20	
t _{PHL}	Propagation Delay Time	C0 to Σ3		24		30	1
	HIGH-to-LOW Level Output	C0 t0 <u>Z</u> 3		24		30	
t _{PLH}	Propagation Delay Time	C0 to Σ4		24		30 28 30 28	
	LOW-to-HIGH Level Output	00 to <u>2</u> 4		47			
t _{PHL}	Propagation Delay Time	C0 to Σ4		24		28 30 28 30 28 30	
	HIGH-to-LOW Level Output	00 to 2 .					
t _{PLH}	Propagation Delay Time	A_i or B_i to Σ_i		24		28	
	LOW-to-HIGH Level Output	A ₁ or D ₁ to Z ₁					
t _{PHL}	Propagation Delay Time	A_i or B_i to Σ_i		24		30	
	HIGH-to-LOW Level Output	7,10.5,10.21				Max 28 30 28 30 28 30 28 30 28 20 224 225 24	
t _{PLH}	Propagation Delay Time	C0 to C4		17		24	
	LOW-to-HIGH Level Output	00 13 2 1		ν.		Max 28 30 28 30 28 30 28 30 28 30 24 25	
t _{PHL}	Propagation Delay Time	C0 to C4		17		Max 28 30 28 30 28 30 28 30 28 30 24 25	Ī
	HIGH-to-LOW Level Output	00 10 0 1		<u> </u>			
t _{PLH}	Propagation Delay Time	A _i or B _i to C4		17		24	Π
	LOW-to-HIGH Level Output	7,010,00		''			
t _{PHL}	Propagation Delay Time	A _i or B _i to C4		17		26	
	HIGH-to-LOW Level Output	Aj UI Dj IU C4		.,		20	





16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com