

August 1986 Revised March 2000

DM74LS670 3-STATE 4-by-4 Register File

General Description

These register files are organized as 4 words of 4 bits each, and separate on-chip decoding is provided for addressing the four word locations to either write-in or retrieve data. This permits writing into one location, and reading from another word location, simultaneously.

Four data inputs are available to supply the word to be stored. Location of the word is determined by the write select inputs A and B, in conjunction with a write-enable signal. Data applied at the inputs should be in its true form. That is, if a high level signal is desired from the output, a high level is applied at the data input for that particular bit location. The latch inputs are arranged so that new data will be accepted only if both internal address gate inputs are HIGH. When this condition exists, data at the D input is transferred to the latch output. When the write-enable input, $G_{\rm W}$, is HIGH, the data inputs are inhibited and their levels can cause no change in the information stored in the internal latches. When the read-enable input, $G_{\rm R}$, is HIGH, the data outputs are inhibited and go into the high impedance state

The individual address lines permit direct acquisition of data stored in any four of the latches. Four individual decoding gates are used to complete the address for reading a word. When the read address is made in conjunction with the read-enable signal, the word appears at the four outputs.

This arrangement—data entry addressing separate from data read addressing and individual sense line — elimi-

nates recovery times, permits simultaneous reading and writing, and is limited in speed only by the write time (27 ns typical) and the read time (24 ns typical). The register file has a non-volatile readout in that data is not lost when addressed.

All inputs (except read enable and write enable) are buffered to lower the drive requirements to one normal Series DM74LS load, and input clamping diodes minimize switching transients to simplify system design. High speed, double ended AND-OR-INVERT gates are employed for the read-address function and have high sink current, 3-STATE outputs. Up to 128 of these outputs may be wire-AND connected for increasing the capacity up to 512 words. Any number of these registers may be paralleled to provide notice that the capacity was also as a support of the capacity of the series of the capacity was also as a support of the capacity of the capacity was also as a support of the capacity of the capacity of the capacity was also as a support of the capacity of the cap

Features


- For use as:
 - Scratch pad memory
 - Buffer storage between processors
 - Bit storage in fast multiplication designs
- Separate read/write addressing permits simultaneous reading and writing
- Organized as 4 words of 4 bits
- Expandable to 512 words of n-bits
- 3-STATE versions of DM74LS170
- Fast access times 20 ns typ

Ordering Code:

| Order Number | Package Number | Package Description |
|--------------|----------------|---|
| DM74LS670M | M16A | 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow |
| DM74LS670N | N16E | 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide |

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Tables

Write Table (Note 1)(Note 2)

| Wr | ite Inp | uts | | Wo | ord | |
|----------------|----------------|----------------|--------|-------|-------|-------|
| W _B | W _A | G _W | 0 | 1 | 2 | 3 |
| L | L | L | Q = D | Q_0 | Q_0 | Q_0 |
| L | Н | L | Q_0 | Q = D | Q_0 | Q_0 |
| Н | L | L | Q_0 | Q_0 | Q = D | Q_0 |
| Н | Н | L | Q_0 | Q_0 | Q_0 | Q = D |
| Х | Х | Н | Q_0 | Q_0 | Q_0 | Q_0 |
| | | | 1 1014 | | ٧ . | |

Read Table (Note 3)

Z = High Impedance (OFF)

| Read Inputs | | | Outputs | | | | | |
|--|---|----|---------|------|------|------|--|--|
| R _B R _A G _R | | Q1 | Q1 Q2 | | Q4 | | | |
| L | L | L | WOB1 | WOB2 | WOB3 | WOB4 | | |
| L | Н | L | W1B1 | W1B2 | W1B3 | W1B4 | | |
| Н | L | L | W2B1 | W2B2 | W2B3 | W2B4 | | |
| Н | Н | L | W3B1 | W3B2 | W3B3 | W3B4 | | |
| Х | Χ | Н | Z | Z | Z | Z | | |


: HIGH Level L = LOW Level X = Don't Care

Note 1: (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs.

Note 2: $Q_0 =$ The level of Q before the indicated input conditions were established.

Note 3: WOB1 = The first bit of word 0, etc.

Logic Diagram



Absolute Maximum Ratings(Note 4)

Storage Temperature Range

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range 0°C to $+70^{\circ}\text{C}$

Note 4: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

| Symbol | Parameter | Min | Nom | Max | Units | | |
|--------------------|--|------|-----|------|-------|-----|--|
| V _{CC} | Supply Voltage | 4.75 | 5 | 5.25 | V | | |
| V _{IH} | HIGH Level Input Voltage | | 2 | | | V | |
| V _{IL} | LOW Level Input Voltage | | | | 0.8 | V | |
| I _{OH} | HIGH Level Output Current | | | | -2.6 | mA | |
| I _{OL} | LOW Level Output Current | | | 24 | mA | | |
| t _W | Write Enable Pulse Width (Note ! | 25 | | | ns | | |
| t _{SU} | Setup Time Da | ata | 10 | | | no | |
| | (Note 5)(Note 6) W _A , W _B | | 15 | | | ns | |
| t _H | Hold Time Da | ata | 15 | | | ns | |
| | (Note 5)(Note 6) W _A , W _B | | 5 | | | 115 | |
| t _{LATCH} | Latch Time for New Data (Note 5)(Note 7) | | 25 | | | ns | |
| T _A | Free Air Operating Temperature | 0 | | 70 | °C | | |

 $-65^{\circ}C$ to $+150^{\circ}C$

Note 5: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 6: Times are with respect to the Write-Enable input. Write-Select time will protect the data written into the previous address. If protection of data in the previous address, t_{SETUP} (W_A , W_B) can be ignored. As any address selection sustained for the final 30 ns of the Write-Enable pulse and during t_H (W_A , W_B) will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.

Note 7: Latch time is the time allowed for the internal output of the latch to assume the state of new data. This is important only when attempting to read from a location immediately after that location has received new data.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

| 17 | | | | Min | (Note 8) | Max | Units |
|------------------|-----------------------------------|--|----------------|------|----------|------|-------|
| VI | Input Clamp Voltage | $V_{CC} = Min, I_I = -18 \text{ mA}$ | | | | -1.5 | V |
| V _{OH} | HIGH Level | V _{CC} = Min, I _{OH} = Max | | 2.4 | 3.4 | | V |
| | Output Voltage | $V_{IL} = Max, V_{IH} = Min$ | | 2.4 | 3.4 | | ľ |
| V _{OL} | LOW Level | V _{CC} = Min, I _{OL} = Max | 0.1 | 0.34 | 0.5 | V | |
| | Output Voltage | $I_{OL} = Max, V_{IH} = Min$ | | | 0.54 | 0.5 | · v |
| II | Input Current @ Max | V _{CC} = Max | D, R or W | | | 0.1 | |
| | Input Voltage | $V_I = 7V$ | G _W | | | 0.2 | mA |
| | | | G _R | | | 0.3 | |
| I _{IH} | HIGH Level | V _{CC} = Max | D, R or W | | | 20 | |
| | Input Current | $V_I = 2.7V$ | G _W | | | 40 | μΑ |
| | | | G _R | | | 60 | |
| I _{IL} | LOW Level | V _{CC} = Max | D, R or W | | | -0.4 | |
| | Input Current | $V_I = 0.4V$ | G _W | | | -0.8 | mA |
| | | | G _R | | | -1.2 | |
| I _{OZH} | Off-State Output Current with | $V_{CC} = Max, V_O = 2.7V$ | | | | 20 | |
| | HIGH Level Output Voltage Applied | $V_{IH} = Min, V_{IL} = Max$ | | | | 20 | μΑ |
| l _{OZL} | Off-State Output Current with | $V_{CC} = Max, V_O = 0.4V$ | | | | -20 | |
| | LOW Level Output Voltage Applied | $V_{IH} = Min, V_{IL} = Max$ | | | | -20 | μΑ |
| Ios | Short Circuit Output Current | V _{CC} = Max (Note 9) | | -20 | | -100 | mA |
| Icc | Supply Current | V _{CC} = Max (Note 10) | | | 30 | 50 | mA |

Note 8: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 9: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 10: I_{CC} is measured with 4.5V applied to all DATA inputs and both ENABLE inputs, all ADDRESS inputs are grounded and all outputs are OPEN.


Switching Characteristics

at $V_{CC}=5V$ and $T_A=25^{\circ}C$

| Symbol | Parameter | From (Input) To (Output) | C _L = | C _L = 45 pF | | C _L = 150 pF | |
|------------------|-----------------------------|-----------------------------|------------------|------------------------|-----|-------------------------|-----|
| | | | Min | Max | Min | Max | 1 |
| t _{PLH} | Propagation Delay Time | Read Select to Q | | 40 | | 50 | ns |
| | LOW-to-HIGH Level Output | Read Select to Q | | | | 50 | |
| t _{PHL} | Propagation Delay Time | Read Select to Q | | 45 | | 55 | ns |
| | HIGH-to-LOW Level Output | ricad delect to Q | | 45 | | 33 | 110 |
| t _{PLH} | Propagation Delay Time | Write Enable to Q | | 45 | | 55 | ns |
| | LOW-to-HIGH Level Output | Witte Eliable to Q | | 45 | | | .10 |
| t _{PHL} | Propagation Delay Time | Write Enable to Q | | 50 | | 60 | ns |
| | HIGH-to-LOW Level Output | Witte Eliable to Q | | | | | 1.0 |
| t _{PLH} | Propagation Delay Time | Data to Q | | 45 | | 55 | ns |
| | LOW-to-HIGH Level Output | Data to Q | | | | | |
| t _{PHL} | Propagation Delay Time | Data to Q | | 40 | | 50 | ns |
| | HIGH-to-LOW Level Output | | | | | | |
| t_{PZH} | Output Enable Time | Read Enable to Any Q | | 35 | | 45 | ns |
| | to HIGH Level Output | riodd Eriddio to runy d | | | | | |
| t_{PZL} | Output Enable Time | Read Enable to Any Q | | 40 | | 50 | ns |
| | to LOW Level Output | riodd Eriddio to runy d | | | | | |
| t _{PHZ} | Output Disable Time from | Read Enable to Any Q | | 50 | | | ns |
| | HIGH Level Output (Note 11) | | | 30 | | | |
| t _{PLZ} | Output Disable Time from | Read Enable to Any Q | | 35 | 35 | | ns |
| | LOW Level Output (Note 11) | Tiodd Enable to 7th y | <u> </u> | 30 | | | |

Note 11: C_L = 5 pF.





16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.780 0.090 (18.80 - 19.81)(2.286)**16 15 14 13 12 11 10 9** 16 T5 F INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 PIN NO. 1 1 2 3 4 5 6 7 8 1 2 _ OPTION 01 OPTION 02 0.065 $\frac{0.130 \pm 0.005}{(3.302 \pm 0.127)}$ (1.651) $\frac{0.060}{(1.524)}$ TYP 4° TYP 0.300 - 0.320 OPTIONAL (7.620 - 8.128) 0.145 - 0.200 $\overline{(3.683 - 5.080)}$ 95°±5° $\frac{0.008 - 0.016}{(0.203 - 0.406)} \text{ TYP}$ 90° ± 4° TYP 0.020 $\frac{0.280}{(7.112)}$ MIN (0.508)0.125 - 0.150 (3.175 - 3.810) 0.030 ± 0.015 (0.762 ± 0.381) 0.014 - 0.023 0.100 ± 0.010 (0.325 +0.040 -0.015 (0.356 - 0.584) (2.540 ± 0.254) 0.050 ± 0.010 N16E (REV F) TYP (1.270 ± 0.254)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com