



## PIN DESCRIPTION

$V_{CC1}$	- Primary Power Supply
$V_{CC2}$	- Backup Power Supply
$V_{BAT}$	- +3V Battery Input
$V_{CCIF}$	- Interface Logic Power Supply Input
GND	- Ground
X1, X2	- 32.768 kHz Crystal Connection
$\overline{INT0}$	- Interrupt 0 Output
INT1	- Interrupt 1 Output
SDI	- Serial Data In
SDO	- Serial Data Out
CE	- Chip Enable
SCLK	- Serial Clock
SERMODE	- Serial Interface Mode
$\overline{PF}$	- Power Fail Output

## DESCRIPTION

The DS1305 Serial Alarm Real Time Clock provides a full BCD clock calendar which is accessed via a simple serial interface. The clock/calendar provides seconds, minutes, hours, day, date, month and year information. The end of the month date is automatically adjusted for months with less than 31 days, including corrections for leap year. The clock operates in either the 24-hour or 12-hour format with AM/PM indicator. In addition 96 bytes of nonvolatile RAM are provided for data storage.

An interface logic power supply input pin ( $V_{CCIF}$ ) allows the DS1305 to drive SDO and  $\overline{PF}$  pins to a level that is compatible with the interface logic. This allows an easy interface to 3-volt logic in mixed supply systems.


The DS1305 offers dual power supplies as well as a battery input pin. The dual power supplies support a programmable trickle charge circuit which allows a rechargeable energy source (such as a super cap or rechargeable battery) to be used for a backup supply. The  $V_{BAT}$  pin allows the device to be backed up by a non-rechargeable battery. The DS1305 is fully operational from 2.0 to 5.5 volts.

Two programmable time of day alarms are provided by the DS1305. Each alarm can generate an interrupt on a programmable combination of seconds, minutes, hours and day. “Don’t care” states can be inserted into one or more fields if it is desired for them to be ignored for the alarm condition. The time of day alarms can be programmed to assert two different interrupt outputs or to assert one common interrupt output. Both interrupt outputs operate when the device is powered by  $V_{CC1}$ ,  $V_{CC2}$ , or  $V_{BAT}$ .

The DS1305 supports a direct interface to Motorola SPI serial data ports or standard 3-wire interface. A straightforward address and data format is implemented in which data transfers can occur 1 byte at a time or in multiple-byte burst mode.

## OPERATION

The block diagram in Figure 1 shows the main elements of the Serial Alarm RTC. The following paragraphs describe the function of each pin.

**DS1305 BLOCK DIAGRAM Figure 1****SIGNAL DESCRIPTIONS**

$V_{CC1}$  - DC power is provided to the device on this pin.  $V_{CC1}$  is the primary power supply.

$V_{CC2}$  - This is the secondary power supply pin. In systems using the trickle charger, the rechargeable energy source is connected to this pin.

$V_{BAT}$  - Battery input for any standard 3-volt lithium cell or other energy source.

**$V_{CCIF}$  (Interface Logic Power Supply Input)** - The  $V_{CCIF}$  pin allows the DS1305 to drive  $SDO$  and  $\overline{PF}$  out-put pins to a level that is compatible with the interface logic, thus allowing an easy interface to 3-volt logic in mixed supply systems. This pin is physically connected to the source connection of the p-channel transistors in the output buffers of the  $SDO$  and  $\overline{PF}$  pins.

**$SERMODE$  (Serial Interface Mode Input)** - The  $SERMODE$  pin offers the flexibility to choose between two serial interface modes. When connected to GND, standard 3-wire communication is selected. When connected to  $V_{CC}$ , Motorola SPI communication is selected.

**$SCLK$  (Serial Clock Input)** -  $SCLK$  is used to synchronize data movement on the serial interface for either the SPI or 3-wire interface.

**$SDI$  (Serial Data Input)** - When SPI communication is selected, the  $SDI$  pin is the serial data input for the SPI bus. When 3-wire communication is selected, this pin must be tied to the  $SDO$  pin (the  $SDI$  and  $SDO$  pins function as a single I/O pin when tied together).

**$SDO$  (Serial Data Output)** - When SPI communication is selected, the  $SDO$  pin is the serial data output for the SPI bus. When 3-wire communication is selected, this pin must be tied to the  $SDI$  pin (the  $SDI$  and  $SDO$  pins function as a single I/O pin when tied together).

**CE (Chip Enable)** - The Chip Enable signal must be asserted high during a read or a write for both 3-wire and SPI communication. This pin has an internal 55K pull-down resistor (typical).

**$\overline{\text{INT0}}$  (Interrupt 0 Output)** - The  $\overline{\text{INT0}}$  pin is an active low output of the DS1305 that can be used as an interrupt input to a processor. The  $\overline{\text{INT0}}$  pin can be programmed to be asserted by only Alarm 0 or can be programmed to be asserted by either Alarm 0 or Alarm 1. The  $\overline{\text{INT0}}$  pin remains low as long as the status bit causing the interrupt is present and the corresponding interrupt enable bit is set. The  $\overline{\text{INT0}}$  pin operates when the DS1305 is powered by  $V_{\text{CC1}}$ ,  $V_{\text{CC2}}$ , or  $V_{\text{BAT}}$ . The  $\overline{\text{INT0}}$  pin is an open drain output and requires an external pull-up resistor.

**$\overline{\text{INT1}}$  (Interrupt 1 Output)** - The  $\overline{\text{INT1}}$  pin is an active low output of the DS1305 that can be used as an interrupt input to a processor. The  $\overline{\text{INT1}}$  pin can be programmed to be asserted by Alarm 1 only. The  $\overline{\text{INT1}}$  pin remains low as long as the status bit causing the interrupt is present and the corresponding interrupt enable bit is set. The  $\overline{\text{INT1}}$  pin operates when the DS1305 is powered by  $V_{\text{CC1}}$ ,  $V_{\text{CC2}}$ , or  $V_{\text{BAT}}$ . The  $\overline{\text{INT1}}$  pin is an open drain output and requires an external pull-up resistor.

Both  $\overline{\text{INT0}}$  and  $\overline{\text{INT1}}$  are open drain outputs. The two interrupts and the internal clock continue to run regardless of the level of  $V_{\text{CC}}$  (as long as a power source is present).

**$\overline{\text{PF}}$  (Power Fail Output)** - The  $\overline{\text{PF}}$  pin is used to indicate loss of the primary power supply ( $V_{\text{CC1}}$ ). When  $V_{\text{CC1}}$  is less than  $V_{\text{CC2}}$  or is less than  $V_{\text{BAT}}$ , the  $\overline{\text{PF}}$  pin will be driven low.

**X1, X2** - Connections for a standard 32.768 kHz quartz crystal. The internal oscillator is designed for operation with a crystal having a specified load capacitance of 6 pF. For more information on crystal selection and crystal layout considerations, please consult Application Note 58, "Crystal Considerations with Dallas Real Time Clocks." The DS1305 can also be driven by an external 32.768 kHz oscillator. In this configuration, the X1 pin is connected to the external oscillator signal and the X2 pin is floated.

## RTC AND RAM ADDRESS MAP

The address map for the RTC and RAM registers of the DS1305 is shown in Figure 2. Data is written to the RTC by writing to address locations 80h to 9Fh and is written to the RAM by writing to address locations A0h to FFh. RTC data is read by reading address locations 00h to 1Fh and RAM data is read by reading address locations 20h to 7Fh.

### ADDRESS MAP Figure 2

00H	CLOCK/CALENDAR
1FH	READ ADDRESSES ONLY
20H	96-BYTES USER RAM
7FH	READ ADDRESSES ONLY
80H	CLOCK/CALENDAR
9FH	WRITE ADDRESSES ONLY
A0H	96-BYTES USER RAM
FFH	WRITE ADDRESSES ONLY

## CLOCK, CALENDAR AND ALARM

The time and calendar information is obtained by reading the appropriate register bytes. The real time clock registers are illustrated in Figure 3. The time, calendar and alarm are set or initialized by writing the appropriate register bytes. Note that some bits are set to zero. These bits will always read 0 regardless of how they are written. Also note that registers 12h to 1Fh (read) and registers 92h to 9Fh are reserved. These registers will always read 0 regardless of how they are written. The contents of the time, calendar and alarm registers are in the binary-coded decimal (BCD) format.

Please note that the initial power on state of all registers is not defined. Therefore it is important to enable the oscillator (EOSC = 0) and disable write protect (WP = 0) during initial configuration.

## RTC REGISTERS Figure 3

### RTC Registers DS1305

HEX ADDRESS		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	RANGE
READ	WRITE									
00H	80H	0	10 SEC			SEC			00-59	
01H	81H	0	10 MIN			MIN			00-59	
02H	82H	0	12/2 4	10	10 HR	HOURS			01-12 + P/A	
				P/A					00-23	
03H	83H	0	0	0	0	DAY			01-07	
04H	84H	0	0	10 DATE			DATE			1-31
05H	85H	0	0	10 MONTH			MONTH			01-12
06H	86H	10 YEAR			YEAR			00-99		
Alarm 0										
07H	87H	M	10 SEC ALARM			SEC ALARM			00-59	
08H	88H	M	10 MIN ALARM			MIN ALARM			00-59	
09H	89H	M	12/2 4	10	10 HR	HOUR ALARM			01-12 + P/A	
				P/A					00-23	
0AH	8AH	M	0	0	0	DAY ALARM			01-07	
Alarm 1										
0BH	8BH	M	10 SEC ALARM			SEC ALARM			00-59	
0CH	8CH	M	10 MIN ALARM			MIN ALARM			00-59	
0DH	8DH	M	12/2 4	10	10 HR	HOUR ALARM			01-12 + P/A	
				P/A					00-23	
0EH	8EH	M	0	0	0	DAY ALARM			01-07	
0FH	8FH	CONTROL REGISTER								
10H	90H	STATUS REGISTER								
11H	91H	TRICKLE CHARGER REGISTER								
12-1FH	92-9FH	RESERVED								

Range For Alarm Registers Does Not Include Mask'm' Bits.

The DS1305 can be run in either 12-hour or 24-hour mode. Bit 6 of the hours register is defined as the 12- or 24-hour mode select bit. When high, the 12-hour mode is selected. In the 12-hour mode, bit 5 is the AM/PM bit with logic high being PM. In the 24-hour mode, bit 5 is the second 10-hour bit (20-23 hours).

The DS1305 contains two time of day alarms. Time of Day Alarm 0 can be set by writing to registers 87h to 8Ah. Time of Day Alarm 1 can be set by writing to registers 8Bh to 8Eh. The alarms can be programmed (by the INTCN bit of the Control Register) to operate in two different modes - each alarm can drive its own separate interrupt output or both alarms can drive a common interrupt output. Bit 7 of each of the time of day alarm registers are mask bits (Table 1). When all of the mask bits are logic 0, a time of day alarm will only occur once per week when the values stored in timekeeping registers 00h to 03h match the values stored in the time of day alarm registers. An alarm will be generated every day when bit 7 of the day alarm register is set to a logic 1. An alarm will be generated every hour when bit 7 of the day and hour alarm registers is set to a logic 1. Similarly, an alarm will be generated every minute when bit 7 of the day, hour and minute alarm registers is set to a logic 1. When bit 7 of the day, hour, minute and seconds alarm registers is set to a logic 1, alarm will occur every second.

**TIME OF DAY ALARM MASK BITS Table 1**

ALARM REGISTER MASK BITS (BIT 7)				
SECONDS	MINUTES	HOURS	DAYS	
1	1	1	1	Alarm once per second
0	1	1	1	Alarm when seconds match
0	0	1	1	Alarm when minutes and seconds match
0	0	0	1	Alarm hours, minutes and seconds match
0	0	0	0	Alarm day, hours, minutes and seconds match

## SPECIAL PURPOSE REGISTERS

The DS1305 has three additional registers (Control Register, Status Register and Trickle Charger Register) that control the real time clock, interrupts and trickle charger.

### CONTROL REGISTER (READ 0FH, WRITE 8FH)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
$\overline{\text{EOSC}}$	WP	0	0	0	INTCN	AIE1	AIE0

**$\overline{\text{EOSC}}$  (Enable oscillator)** - This bit when set to logic 0 will start the oscillator. When this bit is set to a logic 1, the oscillator is stopped and the DS1305 is placed into a low-power standby mode with a current drain of less than 100 nanoamps when power is supplied by  $V_{\text{BAT}}$  or  $V_{\text{CC2}}$ . The initial power on state is not defined.

**WP (Write Protect)** - Before any write operation to the clock or RAM, this bit must be logic 0. When high, the write protect bit prevents a write operation to any register, including bits 0, 1, 2 and 7 of the control register. Upon initial power up, the state of the WP bit is undefined. Therefore the WP bit should be cleared before attempting to write to the device.

**INTCN (Interrupt Control)** - This bit controls the relationship between the two time of day alarms and the interrupt output pins. When the INTCN bit is set to a logic 1, a match between the timekeeping registers and the Alarm 0 registers will activate the  $\overline{\text{INT0}}$  pin (provided that the alarm is enabled) and a match between the timekeeping registers and the Alarm 1 registers will activate the  $\overline{\text{INT1}}$  pin (provided that the alarm is enabled). When the INTCN bit is set to a logic 0, a match between the timekeeping registers and either Alarm 0 or Alarm 1 will activate the  $\overline{\text{INT0}}$  pin (provided that the alarms are enabled).  $\overline{\text{INT1}}$  has no function when INTCN is set to a logic 0.

**AIE0 (Alarm Interrupt Enable 0)** - When set to a logic 1, this bit permits the Interrupt 0 Request Flag (IRQF0) bit in the status register to assert  $\overline{\text{INT0}}$ . When the AIE0 bit is set to logic 0, the IRQF0 bit does not initiate the  $\overline{\text{INT0}}$  signal.

**AIE1 (Alarm Interrupt Enable 1)** - When set to a logic 1, this bit permits the Interrupt 1 Request Flag (IRQF1) bit in the status register to assert  $\overline{\text{INT1}}$  (when INTCN=1) or to assert  $\overline{\text{INT0}}$  (when INTCN=0). When the AIE1 bit is set to logic 0, the IRQF1 bit does not initiate an interrupt signal.

**STATUS REGISTER (READ 10H)**


BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
0	0	0	0	0	0	IRQF1	IRQF0

**IRQF0 (Interrupt 0 Request Flag)** - A logic 1 in the Interrupt Request Flag bit indicates that the current time has matched the Alarm 0 registers. If the AIE0 bit is also a logic 1, the  $\overline{\text{INT0}}$  pin will go low. IRQF0 is cleared when any of the Alarm 0 registers are read or written.

**IRQF1 (Interrupt 1 Request Flag)** - A logic 1 in the Interrupt Request Flag bit indicates that the current time has matched the Alarm 1 registers. This flag can be used to generate an interrupt on either  $\overline{\text{INT0}}$  or  $\overline{\text{INT1}}$  depending on the status of the INTCN bit in the Control Register. If the INTCN bit is set to a logic 1 and IRQF1 is at a logic 1 (and AIE1 bit is also a logic 1), the  $\overline{\text{INT1}}$  pin will go low. If the INTCN bit is set to a logic 0 and IRQF1 is at a logic 1 (and AIE1 bit is also a logic 1), the  $\overline{\text{INT0}}$  pin will go low. IRQF1 is cleared when any of the Alarm 1 registers are read or written.

**TRICKLE CHARGE REGISTER (READ 11H, WRITE 91H)**

This register controls the trickle charge characteristics of the DS1305. The simplified schematic of Figure 4 shows the basic components of the trickle charger. The trickle charge select (TCS) bits (bits 4-7) control the selection of the trickle charger. In order to prevent accidental enabling, only a pattern of 1010 will enable the trickle charger. All other patterns will disable the trickle charger. The DS1305 powers up with the trickle charger disabled. The diode select (DS) bits (bits 2-3) select whether one diode or two diodes are connected between  $V_{CC1}$  and  $V_{CC2}$ . If DS is 01, one diode is selected. If DS is 10, two diodes are selected. If DS is 00 or 11, the trickle charger is disabled independent of TCS. The RS bits select the resistor that is connected between  $V_{CC1}$  and  $V_{CC2}$ . The resistor is selected by the resistor select (RS) bits as shown in Table 2.

**PROGRAMMABLE TRICKLE CHARGER Figure 4**



**TRICKLE CHARGER RESISTOR SELECT Table 2**

RS BITS	RESISITORS	TYPICAL VALUE
00	None	None
01	R1	2 k $\Omega$
10	R2	4 k $\Omega$
11	R3	8 k $\Omega$

If RS is 00, the trickle charger is disabled independent of TCS.

Diode and resistor selection is determined by the user according to the maximum current desired for battery or super cap charging. The maximum charging current can be calculated as illustrated in the following example. Assume that a system power supply of 5 volts is applied to  $V_{CC1}$  and a super cap is connected to  $V_{CC2}$ . Also assume that the trickle charger has been enabled with 1 diode and resistor R1 between  $V_{CC1}$  and  $V_{CC2}$ . The maximum current  $I_{MAX}$  would therefore be calculated as follows:

$$\begin{aligned}
 I_{MAX} &= (5.0V - \text{diode drop})/R1 \\
 &\sim (5.0V - 0.7V)/2 \text{ k}\Omega \\
 &\sim 2.2 \text{ mA}
 \end{aligned}$$

Obviously, as the super cap charges, the voltage drop between  $V_{CC1}$  and  $V_{CC2}$  will decrease and therefore the charge current will decrease.

**POWER CONTROL**

Power is provided through the  $V_{CC1}$ ,  $V_{CC2}$  and  $V_{BAT}$  pins. Three different power supply configurations are illustrated in Figure 5. Configuration 1 shows the DS1305 being backed up by a non-rechargeable energy source such as a lithium battery. In this configuration, the system power supply is connected to  $V_{CC1}$  and  $V_{CC2}$  is grounded. The DS1305 will be write protected if  $V_{CC1}$  is less than  $V_{BAT}$ .

Configuration 2 illustrates the DS1305 being backed up by a rechargeable energy source. In this case, the  $V_{BAT}$  pin is grounded,  $V_{CC1}$  is connected to the primary power supply and  $V_{CC2}$  is connected to the secondary supply (the rechargeable energy source). The DS1305 will operate from the larger of  $V_{CC1}$  or  $V_{CC2}$ . When  $V_{CC1}$  is greater than  $V_{CC2} + 0.2$  volt (typical),  $V_{CC1}$  will power the DS1305. When  $V_{CC1}$  is less than  $V_{CC2}$ ,  $V_{CC2}$  will power the DS1305. The DS1305 does not write protect itself in this configuration.

Configuration 3 shows the DS1305 in battery operate mode where the device is powered only by a single battery. In this case, the  $V_{CC1}$  and  $V_{BAT}$  pins are grounded and the battery is connected to the  $V_{CC2}$  pin.

Only these three configurations are allowed. Unused supply pins must be grounded.

**SERIAL INTERFACE**

The DS1305 offers the flexibility to choose between two serial interface modes. The DS1305 can communicate with the SPI interface or with a standard 3-wire inter-face. The interface method used is determined by the SERMODE pin. When this pin is connected to  $V_{CC}$ , SPI communication is selected. When this pin is connected to ground, standard 3-wire communication is selected.

## SERIAL PERIPHERAL INTERFACE (SPI)


The serial peripheral interface (SPI) is a synchronous bus for address and data transfer and is used when interfacing with the SPI bus on specific Motorola microcontrollers such as the 68HC05C4 and the 68HC11A8. The SPI mode of serial communication is selected by tying the SERMODE pin to  $V_{CC}$ . Four pins are used for the SPI. The four pins are the SDO (Serial Data Out), SDI (Serial Data In), CE (Chip Enable) and SCLK (Serial Clock). The DS1305 is the slave device in an SPI application, with the microcontroller being the master.

The SDI and SDO pins are the serial data input and output pins for the DS1305, respectively. The CE input is used to initiate and terminate a data transfer. The SCLK pin is used to synchronize data movement between the master (microcontroller) and the slave (DS1305) devices.

The shift clock (SCLK), which is generated by the microcontroller, is active only during address and data transfer to any device on the SPI bus. The inactive clock polarity is programmable in some microcontrollers. The DS1305 offers an important feature in that the level of the inactive clock is determined by sampling SCLK when CE becomes active. Therefore either SCLK polarity can be accommodated. Input data (SDI) is latched on the internal strobe edge and output data (SDO) is shifted out on the shift edge (see Table 3 and Figure 6). There is one clock for each bit transferred. Address and data bits are transferred in groups of eight.


## POWER SUPPLY CONFIGURATIONS FOR THE DS1305 Figure 5

### Configuration 1: Backup Supply is a Non-Rechargeable Lithium Battery




Note: Device is write protected if  $V_{CC} < V_{BAT}$ .

## Configuration 2: Backup Supply is a Rechargeable Battery or Super Capacitor







Note: Device does not provide automatic write protection.

## Configuration 3: Battery Operate Mode



**FUNCTION TABLE** Table 3


MODE	CE	SCLK	SDI	SDO
Disable Reset	L	Input Disabled	Input Disabled	High Z
Write	H	CPOL=1*  CPOL=0 	Data Bit Latch	High Z
Read	H	CPOL=1  CPOL=0 	X	Next data bit shift**

\* CPOL is the “Clock Polarity” bit that is set in the control register of the microcontroller.

\*\* SDO remains at High Z until 8 bits of data are ready to be shifted out during a read.

**NOTE:**

CPHA bit polarity (if applicable) may need to be set accordingly. **SERIAL CLOCK AS A FUNCTION OF MICROCONTROLLER CLOCK POLARITY (CPOL)** Figure 6




**NOTE:**

CPOL is a bit that is set in the microcontroller's Control Register.


**ADDRESS AND DATA BYTES**

Address and data bytes are shifted MSB first into the serial data input (SDI) and out of the serial data output (SDO). Any transfer requires the address of the byte to specify a write or read to either a RTC or RAM location, followed by one or more bytes of data. Data is transferred out of the SDO for a read operation and into the SDI for a write operation (see Figure 7 and 8).

**SPI SINGLE-BYTE WRITE Figure 7**



## SPI SINGLE-BYTE READ Figure 8




\*SCLK can be either polarity.

The address byte is always the first byte entered after CE is driven high. The most significant bit (A7) of this byte determines if a read or write will take place. If A7 is 0, one or more read cycles will occur. If A7 is 1, one or more write cycles will occur.

Data transfers can occur 1 byte at a time or in multiple-byte burst mode. After CE is driven high an address is written to the DS1305. After the address, one or more data bytes can be written or read. For a single-byte transfer 1 byte is read or written and then CE is driven low. For a multiple-byte transfer, however, multiple bytes can be read or written to the DS1305 after the address has been written. Each read or write cycle causes the RTC register or RAM address to automatically increment. Incrementing continues until the device is disabled. When the RTC is selected, the address wraps to 00h after incrementing to 1Fh (during a read) and wraps to 80h after incrementing to 9Fh (during a write). When the RAM is selected, the address wraps to 20h after incrementing to 7Fh (during a read) and wraps to A0h after incrementing to FFh (during a write).

## SPI MULTIPLE-BYTE BURST TRANSFER Figure 9




## 3-WIRE INTERFACE

The 3-wire interface mode operates similarly to the SPI mode. However, in 3-wire mode there is one I/O instead of separate data in and data out signals. The 3-wire interface consists of the I/O (SDI and SDO pins tied together), CE and SCLK pins. In 3-wire mode, each byte is shifted in LSB first unlike SPI mode where each byte is shifted in MSB first.


As is the case with the SPI mode, an address byte is written to the device followed by a single data byte or multiple data bytes. Figure 10 illustrates a read and write cycle. In 3-wire mode, data is input on the rising edge of SCLK and output on the falling edge of SCLK.

### 3-WIRE SINGLE-BYTE TRANSFER Figure 10

#### Single Byte Read



#### Single Byte Write



In burst mode,  $\overline{\text{RST}}$  is kept high and additional SCLK cycles are sent until the end of the burst.

\* I/O is SDI and SDO tied together

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to Ground	-0.5V to +7.0V
Operating Temperature	0°C to 70°C or -40°C to +85°C
Storage Temperature	-55°C to +125°C
Soldering Temperature	260°C for 10 seconds (DIP) See IPC/JEDEC Standard J-STD-020A for Surface Mount Devices

\* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

(0°C to 70°C or -40°C to +85°C)

PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS	NOTES
Supply Voltage $V_{CC1}$ , $V_{CC2}$	$V_{CC1}$ , $V_{CC2}$		2.0		5.5	V	1,9
Logic 1 Input	$V_{IH}$		2.0		$V_{CC}+0.3$	V	1
Logic 0 Input	$V_{IL}$	$V_{CC}=2.0V$	-0.3		+0.3	V	1
		$V_{CC}=5V$	-0.3		+0.8		
$V_{BAT}$ Battery Voltage	$V_{BAT}$		2.0		5.5	V	1
$V_{CCIF}$ Supply Voltage	$V_{CCIF}$		2.0		5.5	V	14

**DC ELECTRICAL CHARACTERISTICS**(0°C to 70°C or -40°C to +85°C;  $V_{CC} = 2.0$  to 5.5V\*)

PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS	NOTES
Input Leakage	$I_{LI}$		-100		+500	$\mu A$	
Output Leakage	$I_{LO}$		-1		1	$\mu A$	
Logic 0 Output	$V_{OL}$	$V_{CC}=2.0V$			0.4	V	2
		$V_{CC}=5V$			0.4		
Logic 1 Output	$V_{OH}$	$V_{CCIF}=2.0V$	1.6			V	13
		$V_{CCIF}=5V$	2.4				
$V_{CC1}$ Active Supply Current	$I_{CC1A}$	$V_{CC1}=2.0V$			0.425	mA	4,10
		$V_{CC1}=5V$			1.28		
$V_{CC1}$ Timekeeping Current	$I_{CC1T}$	$V_{CC1}=2.0V$			25.3	$\mu A$	3,10
		$V_{CC1}=5V$			81		
$V_{CC1}$ Standby Current	$I_{CC1S}$	$V_{CC1}=2.0V$			25	$\mu A$	8,10
		$V_{CC1}=5V$			80		
$V_{CC2}$ Active Supply Current	$I_{CC2A}$	$V_{CC2}=2.0V$			0.4	mA	4,11
		$V_{CC2}=5V$			1.2		
$V_{CC2}$ Timekeeping Current	$I_{CC2T}$	$V_{CC2}=2.0V$			0.3	$\mu A$	3,11
		$V_{CC2}=5V$			1		
$V_{CC2}$ Standby Current	$I_{CC2S}$	$V_{CC2}=2.0V$			200	nA	8,11
		$V_{CC2}=5V$			200		
Battery Timekeeping Current	$I_{BATT}$	$V_{BAT}=3V$			400	nA	12
Battery Standby Current	$I_{BATS}$	$V_{BAT}=3V$			200	nA	12
Trickle Charge Resistors	R1			2		k $\Omega$	
	R2			4		k $\Omega$	
	R3			8		k $\Omega$	
Trickle Charge Diode Voltage Drop	$V_{TD}$			0.7		V	

\*Unless otherwise noted.

**CAPACITANCE**(t<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	CONDITION	TYP	MAX	UNITS	NOTES
Input Capacitance	$C_I$		10		pF	
Output Capacitance	$C_O$		15		pF	
Crystal Capacitance	$C_X$		6		pF	




### 3-WIRE AC ELECTRICAL CHARACTERISTICS

(0°C to 70°C or -40°C to +85°C;  $V_{CC} = 2.0$  to 5.5V\*)


PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS	NOTES
Data to CLK Setup	$t_{DC}$	$V_{CC}=2.0V$	200			ns	5,6
		$V_{CC}=5V$	50				
CLK to Data Hold	$t_{CDH}$	$V_{CC}=2.0V$	280			ns	5,6
		$V_{CC}=5V$	70				
CLK to Data Delay	$t_{CDD}$	$V_{CC}=2.0V$			800	ns	5,6,7
		$V_{CC}=5V$			200		
CLK Low Time	$t_{CL}$	$V_{CC}=2.0V$	1000			ns	6
		$V_{CC}=5V$	250				
CLK High Time	$t_{CH}$	$V_{CC}=2.0V$	1000			ns	6
		$V_{CC}=5V$	250				
CLK Frequency	$t_{CLK}$	$V_{CC}=2.0V$			0.6	MHz	6
		$V_{CC}=5V$	DC		2.0		
CLK Rise and Fall	$t_R, t_F$	$V_{CC}=2.0V$			2000	ns	
		$V_{CC}=5V$			500		
CE to CLK Setup	$t_{CC}$	$V_{CC}=2.0V$	4			$\mu s$	6
		$V_{CC}=5V$	1				
CLK to CE Hold	$t_{CCH}$	$V_{CC}=2.0V$	240			ns	6
		$V_{CC}=5V$	60				
CE Inactive Time	$t_{CWH}$	$V_{CC}=2.0V$	4			$\mu s$	6
		$V_{CC}=5V$	1				
CE to Output High Z	$t_{CDZ}$	$V_{CC}=2.0V$			280	ns	5,6
		$V_{CC}=5V$			70		
SCLK to Output High Z	$t_{CCZ}$	$V_{CC}=2.0V$			280	ns	5,6
		$V_{CC}=5V$			70		

\*Unless otherwise noted.

### TIMING DIAGRAM: 3-WIRE READ DATA TRANSFER Figure 12



## TIMING DIAGRAM: 3-WIRE WRITE DATA TRANSFER Figure 13



\* I/O is SDI and SDO tied together.


## SPI AC ELECTRICAL CHARACTERISTICS

(0°C to 70°C or -40°C to +85°C;  $V_{CC} = 2.0$  to 5.5V\*)


PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS	NOTES
Data to CLK Setup	$t_{DC}$	$V_{CC}=2.0V$	200			ns	5,6
		$V_{CC}=5V$	50				
CLK to Data Hold	$t_{CDH}$	$V_{CC}=2.0V$	280			ns	5,6
		$V_{CC}=5V$	70				
CLK to Data Delay	$t_{CDD}$	$V_{CC}=2.0V$			800	ns	5,6,7
		$V_{CC}=5V$			200		
CLK Low Time	$t_{CL}$	$V_{CC}=2.0V$	1000			ns	6
		$V_{CC}=5V$	250				
CLK High Time	$t_{CH}$	$V_{CC}=2.0V$	1000			ns	6
		$V_{CC}=5V$	250				
CLK Frequency	$t_{CLK}$	$V_{CC}=2.0V$			0.6	MHz	6
		$V_{CC}=5V$	DC		2.0		
CLK Rise and Fall	$t_R, t_F$	$V_{CC}=2.0V$			2000	ns	
		$V_{CC}=5V$			500		
CE to CLK Setup	$t_{CC}$	$V_{CC}=2.0V$	4			$\mu s$	6
		$V_{CC}=5V$	1				
CLK to CE Hold	$t_{CCH}$	$V_{CC}=2.0V$	240			ns	6
		$V_{CC}=5V$	60				
CE Inactive Time	$t_{CWH}$	$V_{CC}=2.0V$	4			$\mu s$	6
		$V_{CC}=5V$	1				
CE to Output High Z	$t_{CDZ}$	$V_{CC}=2.0V$			280	ns	5,6
		$V_{CC}=5V$			70		

\* Unless otherwise noted.

**TIMING DIAGRAM: SPI READ DATA TRANSFER** Figure 14




**TIMING DIAGRAM: SPI WRITE DATA TRANSFER** Figure 15



\* SCLK can be either polarity, timing shown for CPOL = 1.


## NOTES

1. All voltages are referenced to ground.
2. Logic 0 voltages are specified at a sink current of 4 mA at  $V_{CC}=5V$  and 1.5 mA at  $V_{CC}=2.0V$ ,  $V_{OL}=GND$  for capacitive loads.
3.  $I_{CC1T}$  and  $I_{CC2T}$  are specified with CE set to a logic 0 and  $\overline{EOSC}$  bit=0 (oscillator enabled).
4.  $I_{CC1A}$  and  $I_{CC2A}$  are specified with CE= $V_{CC}$ , SCLK=2 MHz (0- $V_{CC}$ ) at  $V_{CC}=5V$ ; SCLK=500 kHz (0-5V) at  $V_{CC}=2.0V$  and  $\overline{EOSC}$  bit=0 (oscillator enabled).
5. Measured at  $V_{IH}=2.0V$  or  $V_{IL}=0.8V$  and 10 ms maximum rise and fall time.
6. Measured with 50 pF load.
7. Measured at  $V_{OH}=2.4V$  or  $V_{OL}=0.4V$ .
8.  $I_{CC1S}$  and  $I_{CC2S}$  are specified with CE set to a logic 0. The  $\overline{EOSC}$  bit must be set to logic 1 (oscillator disabled).
9.  $V_{CC}=V_{CC1}$ , when  $V_{CC1}>V_{CC2}+0.2V$  (typical);  $V_{CC}=V_{CC2}$ , when  $V_{CC2}>V_{CC1}$ .
10.  $V_{CC2}=0V$ .
11.  $V_{CC1}=0V$ .
12.  $V_{CC1}<V_{BAT}$ .
13. Logic one voltages are specified at a source current of 1 mA at  $V_{CC}=5V$  and 0.4 mA at 2.0V,  $V_{OH}=V_{CC}$ .
14.  $V_{CCIF}$  must be less than or equal to the largest of  $V_{CC1}$ ,  $V_{CC2}$  and  $V_{BAT}$ .




**DS1305 16-PIN DIP (300-MIL)**

PKG	16-PIN	
DIM	MIN	MAX
A IN	0.740	0.780
MM	18.80	19.81
B IN	0.240	0.260
MM	6.10	6.60
C IN	0.120	0.140
MM	3.05	3.56
D IN	0.300	0.325
MM	7.62	8.26
E IN	0.015	0.040
MM	0.38	1.02
F IN	0.120	0.140
MM	3.05	3.56
G IN	0.090	0.110
MM	2.29	2.79
H IN	0.320	0.370
MM	8.13	9.40
J IN	0.008	0.012
MM	0.20	0.30
K IN	0.015	0.021
MM	0.38	0.53

## DS1305 20-PIN TSSOP



1



DIM	MIN	MAX
A MM	-	1.10
A1 MM	0.05	-
A2 MM	0.75	1.05
C MM	0.09	0.18
L MM	0.50	0.70
e1 MM	0.65 BSC	
B MM	0.18	0.30
D MM	6.40	6.90
E MM	4.40 NOM	
G MM	0.25 REF	
H MM	6.25	6.55
phi	0°	8°