

Data Sheet January 1996, Rev E FN7044

100MHz Current Feedback Amplifier

<u>élantec.</u>


The EL2120 is a wideband current feedback amplifier optimized for video performance. Its 0.01% differential

gain and 0.03 degree differential phase performance when at $\pm 5\text{V}$ supplies exceeds the performance of other amplifiers running on $\pm 15\text{V}$ supplies. Operating on ± 8 to $\pm 15\text{V}$ supplies reduces distortions to 0.01% and 0.01 degrees and below. The EL2120 can operate with supplies as low as $\pm 2.5\text{V}$ or a single $\pm 5\text{V}$ supply.

Being a current feedback design, bandwidth is a relatively constant 100MHz over the ± 1 to ± 10 gain range. The EL2120 has been optimized for flat gain over frequency and all characteristics are maintained at positive unity gain. Because the input slew rate is similar to the 700V/ μ s output slew rate the part makes an excellent high-speed buffer.

The EL2120 has a superior output disable function. Time to enable or disable is 50ns and does not change markedly with temperature. Furthermore, in disable mode the output does not draw excessive currents when driven with 1000V/µs slew rates. The output appears as a 3pF load when disabled.

Simplified Schematic



Features

- Excellent differential gain and phase on ±5V to ±15V supplies
- 100MHz -3dB bandwidth from gains of ±1 to ±10
- 700V/µs slew rate
- · 0.1dB flatness to 20MHz
- Output disable in 50ns remains high impedance even when driven with large slew rates
- Single +5V supply operation
- · AC characteristics are lot and temperature stable
- Available in small SO-8 package


Applications

- Video gain block
- · Residue amplifier
- Multiplexer
- · Current to voltage converter
- · Coax cable driver with gain of 2
- · ADC driver

Ordering Information

PART NUMBER	TEMP. RANGE	PACKAGE	PKG. NO.
EL2120CN	0°C to +75°C	8-Pin PDIP	MDP0031
EL2120CS	0°C to +75°C	8-Pin SO	MDP0027

Pinouts



EL2120

Absolute Maximum Ratings (T_A = 25°C)

Voltage between V+ and V	Output Current
Voltage at +IN, -IN, V _{OUT} (V-) - 0.5V to (V+) + 0.5V	Internal Power Dissipation See Curves
Voltage between +IN and -IN±5V	Operating Ambient Temperature Range 0° to 75°C
Voltage at /Disable (V+) - 10V to (V+) + 0.5V	Operating Junction Temperature PDIP or SO
Current into +IN, -IN, and /Disable ±5mA	Storage Temperature Range65°C to +150°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Open-Loop DC Electrical Specifications

$V_S = \pm 5V$; $R_I = 150\Omega$, $T_A = 25^{\circ}C$ unless otherwise spec	ified
--------------------------------------------------------------------------------	-------

PARAMETER	DESCRIPTION	TEMP	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage V _S = ±15V	Full Full		4 2	20 25	mV mV
V _{OS} /T	Input Offset Drift	Full		20		μV/°C
I _{B+}	+V _{IN} Input Bias Current	Full		5	15	μA
I _B -	-V _{IN} Input Bias Current	Full		10	50	μA
CMRR	Common-Mode Rejection (Note 1)	Full	50	55		dB
-ICMR	-Input Current Common-Mode Rejection (Note 1)	Full		8	20	μA/V
PSRR	Power Supply Rejection (Note 2)	Full	65	80		dB
+IPSR	+Input Current Power Supply Rejection (Note 2)	25°C		0.03		μA/V
-IPSR	-Input Current Power Supply Rejection (Note 2)	Full		0.6	5	μA/V
R _{OL}	Transimpedance	Full	70	140		kΩ
A _{VOL}	Voltage Gain	Full	58	66		dB
+R _{IN}	+V _{IN} Input Impedance	25°C		2		MΩ
V _{IN}	+V _{IN} Range	Full	±3.0	±3.5		V
Vo	Output Voltage Swing	Full	±3.0	±3.5		V
I _{SC}	Output Short-Circuit Current	25°C		100		mA
I _{O,DIS}	Output Current, Disabled	Full		5	50	μA
V _{DIS,ON}	Disable Pin Voltage for Output Enabled	Full	(V+) - 1			V
V _{DIS,OFF}	Disable Pin Voltage for Output Disabled	Full			(V+) - 4	V
I _{DIS,ON}	Disable Pin Current for Output Enabled	Full			5	μΑ
I _{DIS,OFF}	Disable Pin Current for Output Disabled	Full	1.0			mA
I _S	Supply Current (V _S = ±15V)	Full		17	20	mA


NOTES:


- 1. The input is moved from -3V to +3V
- 2. The supplies are moved from $\pm 5V$ to $\pm 15V$

Closed-Loop AC Electrical Specifications $V_S = \pm 15V$; $A_V = +2$ ($R_F = R_G = 270\Omega$); $R_L = 150\Omega$; $C_L = 7pF$; $C_{IN} = 2pF$; $T_A = 25^{\circ}C$


PARAMETER	DESCRIPTION		MIN	TYP	MAX LEVEL	UNITS
SR	Slew Rate; V _{OUT} from -3V to +3V Measured at -2V and +2V	V _S = ±15V		750		V/µs
		$V_S = \pm 5V$		550		V/µs
ts	Settling Time to 0.25% of a 0 to +10V Swing; $A_V = +1$ with $R_F = 270\Omega$, $R_G = x$, and $R_L = 400\Omega$			50		ns
BW	Bandwidth	-3dB ±1dB ±0.1dB		95 50 16		MHz MHz MHz
BW@2.5V	Bandwidth at $V_S = \pm 2.5V$	-3dB ±1dB ±0.1dB		75 35 11		MHz MHz MHz
Peaking				0.5		dB
dG	Differential Gain; DC Offset from -0.7V through +0.7V, AC Amplitude 286 mVp-p $V_S=\pm 15 \text{V, f}=3.58 \text{MHz} \\ V_S=\pm 15 \text{V, f}=30 \text{MHz} \\ V_S=\pm 5 \text{V, f}=3.58 \text{MHz}$			<0.01 0.1 0.01		% % %
dθ	Differential Phase; DC Offset from -0.7V through +0.7V, AC Amplitude 286 mVp-p $V_S=\pm 15 \text{V, f}=3.58 \text{MHz} \\ V_S=\pm 15 \text{V, f}=30 \text{MHz} \\ V_S=\pm 5 \text{V, f}=3.58 \text{MHz}$			0.01 0.1 0.06		o o

Typical Performance Curves







-3dB Bandwidth, 0.1dB Bandwidth, and Peaking vs Temperature at $V_S \pm 15V$




-3dB Bandwidth, 0.1dB Bandwidth, and Peaking vs Supply Voltage




Gain Flatness vs C_{IN}-




-3dB Bandwidth, 0.1dB Bandwidth, and Peaking vs Temperature at $V_S \pm 5V$




Deviation From Linear Phase vs Frequency











Small-Signal Transient Response




 $\begin{aligned} & \text{A}_{\text{V}} = \text{+2, R}_{\text{F}} = \text{R}_{\text{G}} = 270\Omega, \\ & \text{R}_{\text{L}} = 150\Omega \end{aligned}$


Settling Time vs Swing



Slew Rate vs Temperature





Large-Signal Transient Response at 30MHz



 $\begin{aligned} & \text{A}_\text{V} = \pm 2, \, \text{R}_\text{F} = \text{R}_\text{G} = 270\Omega, \\ & \text{R}_\text{L} = 150\Omega, \, \text{V}_\text{S} = \pm 15\text{V} \end{aligned}$

Long Term Settling Error





Applications Information

The EL2120 represents the third generation of current-feedback amplifier design. It is designed to provide good high-frequency performance over wide supply voltage, load impedance, gain, temperature, and manufacturing lot variations. It is a well-behaved amplifier in spite of its 100MHz bandwidth, but a few precautions should be taken to obtain maximum performance.

The power supply pins must be well bypassed. $0.01\mu F$ ceramic capacitors are adequate, but lead length should be kept below 1/4" and a ground plane is recommended. Bypassing with $4.7\mu F$ tantalum capacitors can improve

settling characteristics, and smaller capacitors in parallel will not be needed. The lead length of sockets generally deteriorates the amplifier's frequency response by exaggerating peaking and increasing ringing in response to transients. Short sockets cause little degradation.

Load capacitance also increases ringing and peaking. Capacitance greater than 35pF should be isolated with a series resistor. Capacitance at the $V_{\mbox{\footnotesize{IN}}^-}$ terminal has a similar effect, and should be kept below 5pF. Often, the inductance of the leads of a load capacitance will be self-resonant at frequencies from 40MHz to 200MHz and can cause oscillations. A resonant load can be de-Q'ed with a small series or parallel resistor. A "snubber" can sometimes

be used to reduce resonances. This is a resistor and capacitor in series connected from output to ground. Values of 68Ω and 33pF are typical. Increasing the feedback resistor can also improve frequency flatness.

The V_{IN}+ pin can oscillate in the 200MHz to 500MHz realm if presented with a resonant or inductive source impedance. A series 27Ω to 68Ω resistor right on the V_{IN}+ pin will suppress such oscillations without affecting frequency response.

-3dB bandwidth is inversely proportional to the value of feedback resistor $R_{\textrm{F}}$. The EL2120 will tolerate values as low as 180Ω for a maximum bandwidth of about 140MHz, but peaking will increase and tolerance to stray capacitance will reduce. At gains greater than 5, -3dB bandwidth begins to reduce, and a smaller $R_{\textrm{F}}$ can be used to maximize frequency response.

The greatest frequency response flatness (to 0.1dB, for instance) occurs with $R_F=300\Omega$ to 330Ω . Even the moderate peaking caused by lower values of R_F will cause the gain to peak out of the 0.1dB window, and higher values of R_F will cause an overcompensated response where the gain falls below the 0.1dB level. Parasitic capacitances will generally degrade the frequency flatness.

The EL2120 should not output a continuous current above 50mA, as stated in the ABSOLUTE MAXIMUM RATINGS table. The output current limit is set to 120mA at a die temperature of 25°C and reduces to 85mA at a die temperature of 150°C. This large current is needed to slew load capacitance and drive low impedance loads with low distortion but cannot be supported continuously. Furthermore, package dissipation capabilities cannot be met under short-circuit conditions. Current limit should not occur longer than a few seconds.

The output disable function of the EL2120 is optimized for video performance. While in disable mode, the feedthrough of the circuit can be modeled as a 0.2pF capacitor from $V_{IN}\pm$ to the output. No more than $\pm5V$ can be placed between $V_{IN}\pm$ and $V_{IN}\pm$ in disable mode, but this is compatible with common video signal levels. In disabled state the output can withstand about 1000V/µs slew rate signals impressed on it without the output transistors turning on.


The /Disable pin logic level is referred to V+. With ±5V supplies, a CMOS or TTL driver with pull-up resistor will suffice. ±15V supplies require a +14/+11V drive span, or +15/+10V nominally. Open-collector TTL with a tapped pull-up resistor can provide these spans. The impedance of the divider should be 1k or less for optimum enable/disable speed.

The EL2120 enables in 50ns or less. When $V_{\text{IN}}=0$, only a small switching glitch occurs at the output. When V_{IN} is some other value, the output overshoots by about 0.7V when settling toward its new enabled value.


When the EL2120 disables, it turns off very rapidly for inputs of $\pm 1V$ or less, and the output sags more slowly for inputs larger than this. For inputs as large as $\pm 2.5V$ the output current can be absorbed by another EL2120 simultaneously enabled. Under these conditions, switching will be properly completed in 50ns or less.

The greater thermal resistance of the SO-8 package requires that the EL2120 be operated from ±10V supplies or less to maintain the 150°C maximum die temperature over the commercial temperature range. The P-DIP package allows the full ±16.5V supply operation.


Typical Applications Circuit—A High Quality Two-Input Multiplexer




Channel-to-Channel Isolation of Dual EL2120 Multiplexer



Dual EL2120 Multiplexer Switching Channels: Uncorrelated Sinewave Switched to a Family of DC Levels



Dual EL2120 Multiplexer Switching Channels: a Family of DC Levels Switched to an Uncorrelated Sinewave



The EL2120 Macromodel

This macromodel has been developed to assist the user in simulating the EL2120 with surrounding circuitry. It was developed for the PSPICE simulator (copyrighted by the Microsim corporation), and may need to be rearranged for other simulators, particularly the H operator. It approximates frequency response and small-signal transients as well, although the effects of load capacitance does not show. This model is slightly more complicated than the models used for low-frequency op-amps, but is much more accurate for AC.

* Revision A. March 1992 * Enhancements include PSRR, CMRR, and Slew Rate Limiting * Connections: +input -input +Vsupply -Vsupply output .subckt M2120 3 2 * Input Stage e1 10 0 3 0 1.0 vis 10 9 0V h2 9 12 vxx 1.0 r1 2 11 25 I1 11 12 20nH iinp 3 0 10µA iinm 2 0 5µA r12 3 0 2Meg * Slew Rate Limiting h1 13 0 vis 600 r2 13 14 1K d1 14 0 dclamp s2 0 14 dclamp * High Frequency Pole e2 30 0 14 0 0.00166666666 15 30 17 1µH c5 17 0 0.5pF r5 17 0 600 * Transimpedance Stage g1 0 18 17 0 1.0 rol 18 0 140K cdp 18 0 7.9pF * Output Stage q1 4 18 19 qp q2 7 18 20 qn


The model does not simulate these characteristics accurately:

- noise
- · non-linearities
- · slew rate limitations
- · temperature effects
- settling time
- · manufacturing variations
- · input or output resonances
- CMRR and PSRR

q3 7 19 21 qn

```
q4 4 20 22 qp
r7 21 6 4
r8 22 6 4
ios1 7 19 2.5mA
ios2 20 4 2.5mA
* Supply
ips 7 4 10mA
* Error Terms
ivos 0 23 5mA
vxx 23 0 0V
e4 24 0 6 0 1.0
e5 25 0 7 0 1.0
e6 26 0 4 0 1.0
r9 24 23 562
r10 25 23 10K
r11 26 23 10K
* Models
.model qn npn (is=5e-15 bf=500 tf=0.1nS)
.model qp pnp (is=5e-15 bf=500 tf=0.1nS)
.model dclamp d(is=1e-30 ibv=0.02 bv=4 n =4)
.ends
```

The EL2120 Macromodel (Continued)



All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com