



義隆電子股份有限公司

ELAN MICROELECTRONICS CORP.

EM78564A/563A

8-BIT MICRO-CONTROLLER

Version 1.5

ELAN MICROELECTRONICS CORP.

No. 12, Innovation 1st RD., Science-Based Industrial Park
Hsin Chu City, Taiwan, R.O.C.

TEL: (03) 5639977

FAX: (03)5782037(SL) 5780617 (SA2)



User Application Note

1. ROM, OTP, ICE

ROM	OTP	ICE
EM78564A/563A	EM78P567	ICE567

2. Main Function Difference

	EM78564A/563A	EM78P567
Operation voltage	2.2 ~ 3.6V	2.5V ~ 5.5V



I. General Description

The EM78564A/563A is an 8-bit RISC type microprocessor with low power, high speed CMOS technology. There are 4Kx13 bits ROM within it.

The EM78564A/563A is integrated onto a single chip are on chip watchdog (WDT), RAM, tone generator, programmable real time clock /counter, internal interrupt, power down mode and tri-state I/O.

II. Feature

CPU

- **Operating voltage range : 2.2V~3.6V**
- **8Kx 13 Read Only Memory (EM78564A)**
- **4Kx 13 Read Only Memory (EM78563A)**
- 0.5Kx 8 on chip RAM
- **Up to 36 bi-directional tri-state I/O ports (EM78564A)**
- **Up to 24 bi-directional tri-state I/O ports (EM78563A)**
- 8 level stack for subroutine nesting
- 8-bit real time clock/counter (TCC)
- A 8 bit counters (COUNTER1) with a 8 bit prescaler which can be a interrupt source.
- A 8 bit counters (COUNTER2) with a 8 bit prescaler which can be a interrupt source.
- Selective signal sources and with overflow interrupt
- Programmable free running on chip watchdog timer
- 99.9% single instruction cycle commands
- Four modes (internal clock 3.5826MHz, external clock 32.768KHz)
 1. Sleep mode : CPU and 3.5826MHz clock turn off, 32.768KHz clock turn off
 2. IDLE mode : CPU and 3.5826MHz clock turn off, 32.768KHz clock turn on
 3. Green mode : 3.5826MHz clock turn off, CPU and 32.768KHz clock turn on
 4. Normal mode : 3.5826MHz clock turn on , CPU and 32.768KHz clock turn on
- Four open drain ports
- Input port interrupt function
- I/O internal pull high
- 12 interrupt source , 8 external , 4 internal
- Dual clocks operation (Internal PLL 3.5826MHz , External 32.768KHz)
- Dual Tone generators
- 3.5826MHz clock output shared with IO PORT

PACKAGE

- **28 pin SOP 300mil (EM78563AAM, POVD disable) (EM78563ABM, POVD enable) or Chip (EM78563AH)**
- **32 pin SOP 450 mil(EM78563AAWM, POVD disable)(EM78563ABWM, POVD enable) or Chip (EM78563AH)**
- **44 pin QFP (EM78564AAQ, POVD disable) (EM78564ABQ, POVD enable) or Chip (EM78564AH)**

III. Application

1. feature phones
2. cordless phones
3. frs(family radio system)



IV.Pin Configuration

P70/INT0	1	32	P67	P67	1	28	P66
P71/INT1	2	31	P66	P73/INT3	2	27	P65
P72/INT2	3	30	P65	P74/INT4	3	26	P64
P73/INT3	4	29	P64	P75/INT5	4	25	P63
P74/INT4	5	28	P63	P76/INT6	5	24	P62
P75/INT5	6	27	P62	P77/INT7	6	23	P61
P76/INT6	7	26	P61	XIN	7	22	P60/3.58M
P77/INT7	8	25	P60/3.58M	XOUT	8	21	RESET
XIN	9	24	RESET	PLL	9	20	AVDD,VDD
XOUT	10	23	VDD	GND	10	19	P97
PLL	11	22	AVDD	TONE	11	18	P96
GND	12	21	P97	P90	12	17	P95
TONE	13	20	P96	P91	13	16	P94
P90	14	19	P95	P92	14	15	P93
P91	15	18	P94				
P92	16	17	P93				

32pin SOP
EM78563AAWM
EM78563ABWM

28pin SOP
EM78563AAM
EM78563ABM




Fig.1 Pin Assignment

* This specification are subject to be changed without notice.

V. Functional Block Diagram




Fig2. Block diagram

VI. Pin Descriptions

PIN	I/O	DESCRIPTION
VDD	POWER	Digital power
AVDD	POWER	Analog power
GND	POWER	Ground
Xin	I	Input pin for 32.768 kHz oscillator
Xout	O	Output pin for 32.768 kHz oscillator
PLLC	I	Phase loop lock capacitor, connect a capacitor 0.01u to 0.047u with GND.
INT0	PORT7(0)	External interrupt
INT1	PORT7(1)	
INT2	PORT7(2)	
INT3	PORT7(3)	
INT4	PORT7(4)	
INT5	PORT7(5)	
INT6	PORT7(6)	



INT7	PORT7(7)	
P7.0 ~ P7.7	PORT7	PORT 7 can be INPUT or OUTPUT port for each bit. Internal Pull high function.
P6.0 ~ P6.7	PORT6	PORT 6 can be INPUT or OUTPUT port for each bit. Internal Pull high function.
P8.0 ~ P8.7	PORT8	PORT 8 can be INPUT or OUTPUT port for each bit.
P9.0 ~ P9.7	PORT9	PORT 9 can be INPUT or OUTPUT port for each bit. P90 to P93 have Open drain function.
PA0 ~ PA3	PORTA	PORT A can be INPUT or OUTPUT port for each bit.
TONE	O	Dual Tone generator output
RESET	I	Normally high
3.58M	PORT6(0)	3.5826MHz clock output shared with PORT6(0)

VII. Functional Descriptions

VII.1 Operational Registers

1. R0 (Indirect Addressing Register)

* R0 is not a physically implemented register. It is useful as indirect addressing pointer. Any instruction using R0 as register actually accesses data pointed by the RAM Select Register (R4).

2. R1 (TCC)

* Increased by an external signal edge applied to TCC, or by the instruction cycle clock.

Written and read by the program as any other register.

3. R2 (Program Counter)

* The structure is depicted in Fig. 3.

* Generates $4K \times 13$ on-chip ROM addresses to the relative programming instruction codes.

* "JMP" instruction allows the direct loading of the low 10 program counter bits.

* "CALL" instruction loads the low 10 bits of the PC, PC+1, and then push into the stack.

* "RET" ("RETL k", "RETI") instruction loads the program counter with the contents at the top of stack.

* "MOV R2,A" allows the loading of an address from the A register to the PC, and the ninth and tenth bits are cleared to "0".

* "ADD R2,A" allows a relative address be added to the current PC, and contents of the ninth and tenth bits are cleared to "0".

* "TBL" allows a relative address be added to the current PC, and contents of the ninth and tenth bits don't change. The most significant bit (A10~A12) will be loaded with the content of bit PS0~PS2 in the status register (R5) upon the execution of a "JMP", "CALL", "ADD R2,A", or "MOV R2,A" instruction.




Fig.3 Program counter organization




Fig.4 Data memory configuration

4. R3 (Status Register)

7	6	5	4	3	2	1	0
0	PAGE	0	T	P	Z	DC	C

- * Bit 0 (C) Carry flag
- * Bit 1 (DC) Auxiliary carry flag
- * Bit 2 (Z) Zero flag
- * Bit 3 (P) Power down bit. Set to 1 during power on or by a "WDTC" command and reset to 0 by a "SLEP" command.
- * Bit 4 (T) Time-out bit. Set to 1 by the "SLEP" and "WDTC" command, or during power up and reset to 0 by WDT timeout.

EVENT	T	P	REMARK
WDT wake up from sleep mode	0	0	
WDT time out (not sleep mode)	0	1	
/RESET wake up from sleep	1	0	
power up	1	1	

- * **Bit 5 = 0 : unused**
- * Bit 6 PAGE : change IOCB ~ IOCC to another page , 0/1 => page0 / page1
- * **Bit 7 = 0 : unused**

5. R4 (RAM Select Register)

- * Bits 0 ~ 5 are used to select up to 64 registers in the indirect addressing mode.
- * Bits 6 ~ 7 determine which bank is activated among the 4 banks.
- * See the configuration of the data memory in Fig. 4.

6. R5 (Program Page Select Register)

7	6	5	4	3	2	1	0
0	0	P_TONE2	P_TONE1	0	PS2	PS1	PS0

- * Bit 0 (PS0) ~ 2 (PS2) Page select bits

Page select bits

PS2	PS1	PS0	Program memory page (Address)
0	0	0	Page 0
0	0	1	Page 1
0	1	0	Page 2
0	1	1	Page 3
1	0	0	Page 4
1	0	1	Page 5
1	1	0	Page 6
1	1	1	Page 7

*User can use PAGE instruction to change page. To maintain program page by user. Otherwise, user can use far jump (FJMP) or far call (FCALL) instructions to program user's code. And the program page is maintained by EMC's compiler. It will change user's program by inserting instructions within program.

- ***Bit3 = 0 : unused**
- *Bit4: Power control bit of Tone generator 1. User can use this bit to power on the tone generator.
- *Bit5: Power control bit of Tone generator 2. User can use this bit to power on the tone generator.

R5(5,4)	Tone generator2	Tone generator1
00	Power off	Power off
01	Power off	Power on
10	Power on	Power off
11	Power on	Power on

*Bit6 ~ Bit7 = 0 : unused

6. R6 ~ R9 (Port 6 ~ Port 9)

* Five 8-bit I/O registers for Port 6 ~ Port 9.

7. RA (clock and RA register)

7	6	5	4	3	2	1	0
IDLE	/358E	/WDTE	RAMS	PA3	PA2	PA1	PA0

* Bit0 ~ Bit3 : I/O register for Port A.

* Bit4 : (RC RD controlled General RAM selection bit)

0/1 = bank0/bank1.

* Bit5: (/WDTE , Watch Dog Timer register)

This control bit used to enable Watchdog timer.

0/1=disable/enable

* Bit6(PLL enable signal)

0/1=DISABLE(GREEN MODE) / ENABLE (NORMAL MODE)

The relation between 32.768kHz and 3.5826MHz can see Fig5.




Fig5. The relation between 32.768kHz and 3.5826MHz .

* Bit7 IDLE: sleep mode selection bit

0/1=sleep mode/IDLE mode. This bit will decide SLEP instruction which mode to go.

Sub-clock and CPU will close in sleep mode. CUP will close in IDLE mode but sub-clock.

	SLEEP mode	IDLE mode	GREEN mode	NORMAL mode
Into	RA(7,6)=(0,0) + SLEP	RA(7,6)=(1,0) + SLEP	RA(7,6)=(x,0) no SLEP	RA(7,6)=(x,1) no SLEP
TCC time out	X	Wake-up + Interrupt + Next instruction	Interrupt	Interrupt
WDT time out	RESET Run from address "0"	X	RESET Run from address "0"	RESET Run from address "0"
Port7 bit0	X	Wake-up + Interrupt + Next instruction	Interrupt	Interrupt

*Port7 bit0 is a falling edge trigger port.

*"X" is mean no function



8. RB(general purpose register)

RB is a general purpose register.

9. RC (RAM ADDRESS)

7	6	5	4	3	2	1	0
CIDA7	CIDA6	CIDA5	CIDA4	CIDA3	CIDA2	CIDA1	CIDA0

* Bit 0 ~ Bit 7 select General RAM address up to 256. User can select two banks by RA bit4.

10. RD(RAM DATA)

* Bit 0 ~ Bit 8 are 0.5K RAM indirect data transfer register.
User can see RA register how to select RAM banks.

11. RE(general purpose register)

RE is a general purpose register.

12. RF (Interrupt Status Register)

7	6	5	4	3	2	1	0
0	0	0	EXTINT2	EXTINT1	CNT2	CNT1	TCIF

- * "1" means interrupt request, "0" means non-interrupt
- * Bit 0 (TCIF) TCC timer overflow interrupt flag. Set when TCC timer overflows .
- * Bit 1 (CNT1) counter1 interrupt flag.
- * Bit 2 (CNT2) counter2 interrupt flag .
- * Bit 3 (EXTINT1) external pin interrupt flag (INT0 ~INT3) .
- * Bit 4 (EXTINT2) external pin interrupt flag (INT4 ~INT7) .
- * **Bit 5 ~ Bit 7 = 0 : unused**
- * High to low edge trigger , Refer to the Interrupt subsection.
- * IOCF is the interrupt mask register. User can read and clear RF register.

13. R10~R3F (General Purpose Register)

* R10~R3F (Banks 0~3) all are general purpose registers.

VII.2 Special Purpose Registers

1. A (Accumulator)

- * Internal data transfer, or instruction operand holding
- * It's not an addressable register.

2. CONT (Control Register)

7	6	5	4	3	2	1	0
0	INT	TS	0	PAB	PSR2	PSR1	PSR0

* Bit 0 (PSR0) ~ Bit 2 (PSR2) TCC/WDT prescaler bits.

PSR2	PSR1	PSR0	TCC Rate	WDT Rate
0	0	0	1:2	1:1
0	0	1	1:4	1:2
0	1	0	1:8	1:4
0	1	1	1:16	1:8
1	0	0	1:32	1:16
1	0	1	1:64	1:32
1	1	0	1:128	1:64
1	1	1	1:256	1:128

* This specification are subject to be changed without notice.

- * Bit 3 (PAB) Prescaler assignment bit.
0/1 : TCC/WDT
- * Bit 4 unused
- * Bit 5 (TS) TCC signal source
0: internal instruction cycle clock
1: 16.38KHz
- * Bit 6 : (INT)INT enable flag
0: interrupt masked by DISI or hardware interrupt
1: interrupt enabled by ENI/RETI instructions
- * Bit 7 : unused
- * CONT register is readable and writable.

3. IOC5 (PORT6 pull high control register)

7	6	5	4	3	2	1	0
P6PH7	P6PH6	P6PH5	P6PH4	P6PH3	P6PH2	P6PH1	P6PH0

- * IOC5 can control the pull high circuit of PORT6 individually.
- * 0/1 = disable /enable pull high circuit

4. IOC6 ~ IOC9 (I/O Port Control Register)

- * IOC6 ~ IOC9 are I/O direction control registers for IOC6 ~ IOC9.
- * "1" put the relative I/O pin into high impedance (input port), while "0" put the relative I/O pin as output.

5. IOCA (OPEN DRAIN and IOCA)

7	6	5	4	3	2	1	0
OD3	OD2	OD1	OD0	IOCA3	IOCA2	IOCA1	IOCA0

- * Bit0 ~ bit3: PortA I/O direction control registers. "1" put the relative I/O pin into high impedance (input port), while "0" put the relative I/O pin as output.
- * Bit4: OD0 : Open drain control register on PORT9 bit0. 0/1= disable/enable open-drain function.
- * Bit5: OD1 : Open drain control register on PORT9 bit1. 0/1= disable/enable open-drain function.
- * Bit6: OD2 : Open drain control register on PORT9 bit2. 0/1= disable/enable open-drain function.
- * Bit7: OD3 : Open drain control register on PORT9 bit3. 0/1= disable/enable open-drain function.

6. IOCB (COUNTER1)

PAGE0 :

7	6	5	4	3	2	1	0
CNT1B7	CNT1B6	CNT1B5	CNT1B4	CNT1B3	CBT1B2	CNT1B1	CNT1B0

Control register for 8 bit up-counter (COUNTER1) preset and read . (write = preset INSTRUCTION: IOW 0x0B).
After a interruption , it will count from "00".

PAGE1:

7	6	5	4	3	2	1	0
0	0	0	S3.58M	CNT1CLK	PS2	PS1	PS0

Bit0~Bit2: COUNTER1 prescaler

PS2	PS1	PS0	COUNTER1
0	0	0	1:2
0	0	1	1:4
0	1	0	1:8
0	1	1	1:16
1	0	0	1:32
1	0	1	1:64
1	1	0	1:128
1	1	1	1:256



Bit3: COUNTER1 clock source. 0/1 = 16.38KHz/system clock
 Bit4: S3.58M . It can switch PORT6 bit0 as IO port or 3.5826Mhz clock output .
 0/1= IO PORT / 3.5826MHz clock
Bit5 ~ Bit7 = 0 : unused

7. IOCC (COUNTER2)

PAGE0 :

7	6	5	4	3	2	1	0
CNT2B7	CNT2B6	CNT2B5	CNT2B4	CNT2B3	CBT2B2	CNT2B1	CNT2B0

Control register for 8 bit up-counter (COUNTER2) preset and read . (write = preset INSTRUCTION: IOW 0x0B).
 After a interruption , it will count from “00”.

PAGE1:

7	6	5	4	3	2	1	0
0	0	0	0	CNT2CLK	PPS2	PPS1	PPS0

Bit0~Bit2: COUNTER2 prescaler

PPS2	PPS1	PPS0	COUNTER1
0	0	0	1:2
0	0	1	1:4
0	1	0	1:8
0	1	1	1:16
1	0	0	1:32
1	0	1	1:64
1	1	0	1:128
1	1	1	1:256

Bit3:COUNTER2 clock source. 0/1 = 16.38KHz/system clock
 Bit4~Bit7: ‘0’always

8. IOCD

PAGE0:

*** Bit 0 ~ Bit7 = 0 : unused**

PAGE1:

7	6	5	4	3	2	1	0
T17	T16	T15	T14	T13	T12	T11	T10

Tone generator 1 ‘s frequency divider. Please Run in Normal mode .
 Clock source = 111957Hz
 T17~T10 = ‘11111111’ => Tone generator1 will has 439Hz SIN wave output.
 :
 T17~T10 = ‘00000010’ => Tone generator1 will has 55979Hz SIN wave output.
 T17~T10 = ‘00000001’ => Tone generator1 will has 111957Hz SIN wave output.
 T17~T10 = ‘00000000’ => no used

9. IOCE (port7 pull high control Register)

PAGE0:

7	6	5	4	3	2	1	0
P7PH7	P7PH6	P7PH5	P7PH4	P7PH3	P7PH2	P7PH1	P7PH0

* IOCE page0 can control the pull high circuit of PORT7 individually.
 * 0/1 = disable /enable pull high circuit

PAGE1:

7	6	5	4	3	2	1	0
T27	T26	T25	T24	T23	T22	T21	T20

Tone generator 2 's frequency divider. Please Run in Normal mode.

Clock source = 111957Hz

T27~T20 = '11111111' => Tone generator1 will has 439Hz SIN wave output.

:

T27~T20 = '00000010' => Tone generator1 will has 55979Hz SIN wave output.

T27~T20 = '00000001' => Tone generator1 will has 111957Hz SIN wave output.

T27~T20 = '00000000' => no used

		TONE2(IOCE) High group freq.			
		1203.8 (0X5D)	1332.8(0X54)	1473.1(0X4C)	1646.4(0X44)
TONE1(IOCD) Low group freq.	699.7Hz(0xA0)	1	2	3	A
	772.1Hz(0x91)	4	5	6	B
	854.6Hz(0x83)	7	8	9	C
	940.8Hz(0x77)	*	0	#	D

10. IOCF (Interrupt Mask Register)

7	6	5	4	3	2	1	0
0	0	0	EXTINT2	EXTINT1	CNT2	CNT1	TCIF

* Bit 0 ~ 5 interrupt enable bit.

0: disable interrupt

1: enable interrupt

* **Bit5 ~ Bit 7 = 0 : unused**

* IOCF Register is readable and writable.

It is very important to save ACC,R3 and R5 when processing a interruption.

Address	Instruction	Note
0x08	MOV A_BUFFER,A	;Save ACC
0x09	SWAP A_BUFFER	
0x0A	SWAPA 0x03	;Save R3 status
0x0B	MOV R3_BUFFER,A	
0x0C	MOV A,0x05	;Save ROM page register
0x0D	MOV R5_BUFFER,A	
0x0E	PAGE @0	;set page0
:	:	:
:	:	:
:	MOV A,R5_BUFFER	;Return R5
:	MOV 0X05,A	
:	SWAPA R3_BUFFER	;Return R3
:	MOV 0X03,A	
:	SWAPA A_BUFFER	;Return ACC
:	RETI	

VII.3 TCC/WDT Prescaler

There is an 8-bit counter available as prescaler for the TCC or WDT. The prescaler is available for the TCC only or WDT only at the same time.

- An 8 bit counter is available for TCC or WDT determined by the status of the bit 3 (PAB) of the CONT register.
- See the prescaler ratio in CONT register.
- Fig. 6 depicts the circuit diagram of TCC/WDT.
- Both TCC and prescaler will be cleared by instructions which write to TCC each time.
- The prescaler will be cleared by the WDTC and SLEP instructions, when assigned to WDT mode.
- The prescaler will not be cleared by SLEP instructions, when assigned to TCC mode.




Fig.6 Block diagram of TCC WDT

VII.4 I/O Ports

The I/O registers, Port 6 ~ Port A, are bi-directional tri-state I/O ports. Port 6,7 can be pulled-high internally by software control. The I/O ports can be defined as "input" or "output" pins by the I/O control registers (IOC6 ~ IOCA) under program control. The I/O registers and I/O control registers are both readable and writable. The I/O interface circuit is shown in Fig.7. Port9 bit0 to bit3 have open drain function.




Fig.7 The circuit of I/O port and I/O control register

VII.5 RESET and Wake-up

The RESET can be caused by

- (1) Power on reset, or Voltage detector
- (2) WDT timeout. (if enabled and in GREEN or NORMAL mode)

Note that only Power on reset, or only Voltage detector in Case(1) is enabled in the system by CODE Option bit. If Voltage detector is disabled, Power on reset is selected in Case (1). Refer to Fig. 8.




Fig.8 Block diagram of Reset of controller

Once the RESET occurs, the following functions are performed.

- The oscillator is running, or will be started.
- The Program Counter (R2) is set to all "0".
- When power on, the upper 3 bits of R3 and the upper 2 bits of R4 are cleared.
- The Watchdog timer and prescaler are cleared.
- The Watchdog timer is disabled.
- The CONT register is set to all "1"
- The other register (bit7..bit0)

R5 = "00000000"	IOC5 = "00000000"	
R6 = PORT	IOC6 = "11111111"	
R7 = PORT	IOC7 = "11111111"	
R8 = PORT	IOC8 = "11111111"	
R9 = PORT	IOC9 = "11111111"	
RA = "0000xxxx"	IOCA = "00001111"	
RB = "xxxxxxxx"	Page0 IOCB = "xxxxxxxx"	Page1 IOCB = "00000000"
RC = "00000000"	Page0 IOCC = "xxxxxxxx"	Page1 IOCC = "00000000"
RD = "xxxxxxxx"	Page0 IOCD = "00000000"	Page1 IOCD = "11111111"
RE = "xxxxxxxx"	Page0 IOCE = "00000000"	Page1 IOCE = "11111111"
RF = "00000000"	IOCF = "00000000"	

The controller can be awakened from SLEEP mode or IDLE mode (execution of "SLEP" instruction, named as SLEEP MODE or IDLE mode) by (1)TCC time out (IDLE mode only) (2) WDT time-out (if enabled) The two cases will cause the controller wake up and run from next instruction in IDLE mode and reset in SLEEP mode. After wake-up, user should control WATCH DOG in case of reset in GREEN mode or NORMAL mode. The WATCH DOG should be open RA register before into SLEEP mode or IDLE mode. The first one case will set a flag in RF bit0. And it will go to address 0x08 when TCC generate a interrupt and it will jump to next instruction from "SLEP" after return interrupt.



	SLEEP mode	IDLE mode	GREEN mode	NORMAL mode
Into	RA(7,6)=(0,0) + SLEP	RA(7,6)=(1,0) + SLEP	RA(7,6)=(x,0) no SLEP	RA(7,6)=(x,1) no SLEP
TCC time out	x	Wake-up => Interrupt => Next instruction	Interrupt	Interrupt
WDT time out	RESET Run from address "0"	Wake-up + Next instruction	RESET Run from address "0"	RESET Run from address "0"

VII.6 Interrupt

The IC has internal interrupts which are falling edge triggered, as followed : TCC timer overflow interrupt (internal) , two 8-bit counters overflow interrupt and AD converter interrupt.

If these interrupt sources change signal from high to low , then RF register will generate 'I' flag to corresponding register if you enable IOCF register.

RF is the interrupt status register which records the interrupt request in flag bit. IOCF is the interrupt mask register. Global interrupt is enabled by ENI instruction and is disabled by DISI instruction. When one of the interrupts (when enabled) generated, will cause the next instruction to be fetched from address 008H. Once in the interrupt service routine the source of the interrupt can be determined by polling the flag bits in the RF register. The interrupt flag bit must be cleared in software before leaving the interrupt service routine and enabling interrupts to avoid recursive interrupts.

There are eight external interrupt pins including INT0 .. INT7 .

External interrupt INT0 , INT1 , INT2 , INT3 signals are from PORT7 bit0 to bit3 . If IOCF bit 3 (EXTINT1) is enable then these signal will cause interrupt and set a flag to RF bit3 , or these signals will be treated as general input data .

External interrupt INT4 , INT5 , INT6 , INT7 signals are from PORT7 bit4 to bit7 . If IOCF bit 4 (EXTINT2) is enable then these signal will cause interrupt and set a flag to RF bit4 , or these signals will be treated as general input data .

After reset, the next instruction will be fetched from address 000H and the instruction inturrept is 001H and the hardware inturrept is 008H.

TCC will go to address 0x08 in GREEN mode or NORMAL mode after time out. It will go to address 0x08 for interrupt sub-routine and run next instruction from "SLEP" instruction after return interrupt in IDLE mode . These two cases will set a RF flag.

Please save R3,R5 and ACC value before processing interrupt sub-routine. And return buffer value before RETI instruction.

It is very important to save ACC,R3 and R5 when processing a interruption.

Address	Instruction	Note
0x08	MOV A_BUFFER,A	;Save ACC
0x09	SWAP A_BUFFER	
0x0A	SWAPA 0x03	;Save R3 status
0x0B	MOV R3_BUFFER,A	
0x0C	MOV A,0x05	;Save ROM page register
0x0D	MOV R5_BUFFER,A	
0x0E	PAGE @0	;set page0
:	:	:
:	:	:
:	MOV A,R5_BUFFER	;Return R5
:	MOV 0X05,A	
:	SWAPA R3_BUFFER	;Return R3
:	MOV 0X03,A	
:	SWAPA A_BUFFER	;Return ACC
:	RETI	

* This specification are subject to be changed without notice.



VII.7 Instruction Set

Instruction set has the following features:

- (1). Every bit of any register can be set, cleared, or tested directly.
- (2). The I/O register can be regarded as general register. That is, the same instruction can operate on I/O register.

The symbol "R" represents a register designator which specifies which one of the 64 registers (including operational registers and general purpose registers) is to be utilized by the instruction. Bits 6 and 7 in R4 determine the selected register bank. "b" represents a bit field designator which selects the number of the bit, located in the register "R", affected by the operation. "k" represents an 8 or 10-bit constant or literal value.

INSTRUCTION BINARY	HEX	MNEMONIC	OPERATION	STATUS AFFECTED
0 0000 0000 0000	0000	NOP	No Operation	None
0 0000 0000 0001	0001	DAA	Decimal Adjust A	C
0 0000 0000 0010	0002	CONTW	A → CONT	None
0 0000 0000 0011	0003	SLEP	0 → WDT, Stop oscillator	T,P
0 0000 0000 0100	0004	WDTC	0 → WDT	T,P
0 0000 0000 rrrr	000r	IOW R	A → IOCR	None
0 0000 0001 0000	0010	ENI	Enable Interrupt	None
0 0000 0001 0001	0011	DISI	Disable Interrupt	None
0 0000 0001 0010	0012	RET	[Top of Stack] → PC	None
0 0000 0001 0011	0013	RETI	[Top of Stack] → PC Enable Interrupt	None
0 0000 0001 0100	0014	CONTR	CONT → A	None
0 0000 0001 rrrr	001r	IOR R	IOCR → A	None
0 0000 0010 0000	0020	TBL	R2+A → R2 bits 9,10 do not clear	Z,C,DC
0 0000 01rr rrrr	00rr	MOV R,A	A → R	None
0 0000 1000 0000	0080	CLRA	0 → A	Z
0 0000 11rr rrrr	00rr	CLR R	0 → R	Z
0 0001 00rr rrrr	01rr	SUB A,R	R-A → A	Z,C,DC
0 0001 01rr rrrr	01rr	SUB R,A	R-A → R	Z,C,DC
0 0001 10rr rrrr	01rr	DECA R	R-1 → A	Z
0 0001 11rr rrrr	01rr	DEC R	R-1 → R	Z
0 0010 00rr rrrr	02rr	OR A,R	A ∨ VR → A	Z
0 0010 01rr rrrr	02rr	OR R,A	A ∨ VR → R	Z
0 0010 10rr rrrr	02rr	AND A,R	A & R → A	Z
0 0010 11rr rrrr	02rr	AND R,A	A & R → R	Z
0 0011 00rr rrrr	03rr	XOR A,R	A ⊕ R → A	Z
0 0011 01rr rrrr	03rr	XOR R,A	A ⊕ R → R	Z
0 0011 10rr rrrr	03rr	ADD A,R	A + R → A	Z,C,DC
0 0011 11rr rrrr	03rr	ADD R,A	A + R → R	Z,C,DC
0 0100 00rr rrrr	04rr	MOV A,R	R → A	Z
0 0100 01rr rrrr	04rr	MOV R,R	R → R	Z
0 0100 10rr rrrr	04rr	COMA R	/R → A	Z
0 0100 11rr rrrr	04rr	COM R	/R → R	Z
0 0101 00rr rrrr	05rr	INCA R	R+1 → A	Z
0 0101 01rr rrrr	05rr	INC R	R+1 → R	Z
0 0101 10rr rrrr	05rr	DJZA R	R-1 → A, skip if zero	None

* This specification are subject to be changed without notice.



0	0101	11rr	rrrr	05rr	DJZ R	R-1 → R, skip if zero	None
0	0110	00rr	rrrr	06rr	RRC A R	R(n) → A(n-1) R(0) → C, C → A(7)	C
0	0110	01rr	rrrr	06rr	RRC R	R(n) → R(n-1) R(0) → C, C → R(7)	C
0	0110	10rr	rrrr	06rr	RLCA R	R(n) → A(n+1) R(7) → C, C → A(0)	C
0	0110	11rr	rrrr	06rr	RLC R	R(n) → R(n+1) R(7) → C, C → R(0)	C
0	0111	00rr	rrrr	07rr	SWAPA R	R(0-3) → A(4-7) R(4-7) → A(0-3)	None
0	0111	01rr	rrrr	07rr	SWAP R	R(0-3) ↔ R(4-7)	None
0	0111	10rr	rrrr	07rr	JZA R	R+1 → A, skip if zero	None
0	0111	11rr	rrrr	07rr	JZ R	R+1 → R, skip if zero	None
0	100b	bbrr	rrrr	0xxx	BC R,b	0 → R(b)	None
0	101b	bbrr	rrrr	0xxx	BS R,b	1 → R(b)	None
0	110b	bbrr	rrrr	0xxx	JBC R,b	if R(b)=0, skip	None
0	111b	bbrr	rrrr	0xxx	JBS R,b	if R(b)=1, skip	None
1	00kk	kkkk	kkkk	1kkk	CALL k	PC+1 → [SP] (Page, k) → PC	None
1	01kk	kkkk	kkkk	1kkk	JMP k	(Page, k) → PC	None
1	1000	kkkk	kkkk	18kk	MOV A,k	k → A	None
1	1001	kkkk	kkkk	19kk	OR A,k	A ∨ k → A	Z
1	1010	kkkk	kkkk	1Akk	AND A,k	A & k → A	Z
1	1011	kkkk	kkkk	1Bkk	XOR A,k	A ⊕ k → A	Z
1	1100	kkkk	kkkk	1Ckk	RETL k	k → A, [Top of Stack] → PC	None
1	1101	kkkk	kkkk	1Dkk	SUB A,k	k-A → A	Z,C,DC
1	1110	0000	0001	1E01	INT	PC+1 → [SP] 001H → PC	None
1	1110	1000	kkkk	1E8k	PAGE k	K→R5	None
1	1111	kkkk	kkkk	1Fkk	ADD A,k	k+A → A	Z,C,DC

VII.8 CODE Option Register

The chip has one CODE option register which is not part of the normal program memory. The option bits cannot be accessed during normal program execution.

7	6	5	4	3	2	1	0
-	-	TONEEN	-	-	ROM2	ROM1	/POVD

* Bit 0 : (/POVD) : Power on voltage detector.

0: enable

1: disable

/POVD	1.8V POVD reset	1.6V power on reset	sleep mode current
1	no	yes	1uA typical
0	yes	yes	6uA typical



- * Bits 2~1: ROM2 and ROM1 bits can select three type of chip
(ROM2,ROM1) = (1,0)= EM78564; (ROM2,ROM1) = (0,0)= EM78563
- * Bit3,Bit4 : unused
- * Bit5: TONEEN: A bit to enable or disable DA circuit. 1/0 = TONE valid / TONE invalid
- * Bit6,7 : unused

VIII. Absolute Operation Maximum Ratings

RATING	SYMBOL	VALUE	UNIT
DC SUPPLY VOLTAGE	Vdd	-0.3 To 3.6	V
INPUT VOLTAGE	Vin	-0.5 TO Vdd +0.5	V
OPERATING TEMPERATURE RANGE	Ta	0 TO 70	°C

IX DC Electrical Characteristic

(Ta=0°C ~ 70°C, VDD=3.3V±5%, VSS=0V)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
IIL1	Input Leakage Current for input pins	VIN = VDD, VSS			±1	µA
IIL2	Input Leakage Current for bi-directional pins	VIN = VDD, VSS			±1	µA
VIH	Input High Voltage		2.5			V
VIL	Input Low Voltage				0.8	V
VIHT	Input High Threshold Voltage	/RESET, TCC, RDET1	2.0			V
VILT	Input Low Threshold Voltage	/RESET, TCC, RDET1			0.8	V
VIHX	Clock Input High Voltage	OSCI	3.5			V
VILX	Clock Input Low Voltage	OSCI			1.5	V
VOH1	Output High Voltage (port6,7,8)	IOH = -1.6mA	2.4			V
	(port9)	IOH = -6.0mA	2.4			V
VOL1	Output Low Voltage (port6,7,8)	IOL = 1.6mA			0.4	V
	(port9)	IOL = 6.0mA			0.4	V
IPH	Pull-high current	Pull-high active input pin at VSS		-7	-12	µA
ISB1	Power down current (SLEEP mode) POVD disable	All input and I/O pin at VDD, output pin floating, WDT disabled		1	2	µA
	Power down current (SLEEP mode) POVD enable			6	15	µA
ISB2	Low clock current (IDLE mode) POVD disable	CLK=32.768KHz, TONE block disable, All input and I/O pin at VDD, output pin floating, WDT disabled		25	40	µA
	Low clock current (IDLE mode) POVD enable			30	50	µA
ISB3	Low clock current (GREEN mode) POVD disable	CLK=32.768KHz, TONE block disable, All input and I/O pin at VDD, output pin		30	45	µA

* This specification are subject to be changed without notice.



	Low clock current (GREEN mode) POVD enable	floating		35	55	uA
ICC	Operating supply current (NORMAL mode)	/RESET=High, CLK=3.5826MHz, output pin floating, TONE block disable		0.8	1.1	mA
ITONE	Operating supply current (Tone generators)	for Tone generators only		0.35	0.5	mA
Vref2	Tone generator reference voltage		0.5		0.7	VDD
V1rms	Tone1 signal strength	Root mean square voltage	130	155	180	mV
V2rms	Tone2 signal strength	Root mean square voltage	1.259V1rms			mV

Ps. V1rms and V2rms has 2 dB difference. It means $20\log(V2rms/V1rms) = 20\log 1.259 = 2$ (dB)

IX AC Electrical Characteristic


(Ta=0°C ~ 70°C, VDD=3.3V, VSS=0V)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Dclk	Input CLK duty cycle		45	50	55	%
Tins	Instruction cycle time	32.768kHz 3.5826MHz		60 550		us ns
Tdrh	Device delay hold time			18		ms
Ttcc	TCC input period	Note 1	(Tins+20)/N			ns
Twdt	Watchdog timer period	Ta = 25°C		18		ms

Note 1: N= selected prescaler ratio.


XI. Timing Diagrams

AC Test Input/Output Waveform



AC Testing: Input are driven at 2.4V for logic "1", and 0.45V for logic "0". Timing measurements are made at 2.0V for logic "1", and 0.8V for logic "0".

RESET Timing



TCC Input Timing




Fig.10 AC timing

XII. Application Circuit




Fig.11 application circuit for Cordless Handset unit




Fig.12 Power Concern in Application

This datasheet has been downloaded from:

www.EEworld.com.cn

Free Download

Daily Updated Database

100% Free Datasheet Search Site

100% Free IC Replacement Search Site

Convenient Electronic Dictionary

Fast Search System

www.EEworld.com.cn