



ELAN MICROELECTRONICS CORPORATION

EM92547A/B/D

CALLER ID FSK DECODER

ELAN MICROELECTRONICS CORP.

Office :

6-F1.,42, Sec.2, Chung Shaan N.

Road.,

Taipei, Taiwan, R.O.C.

TEL : (02) 5628813 EXT.686,687;5223065

FAX : (02) 5516348

TELEX : 21540 HTC, 22486 EHSIN

7F-1, No. 9 Prosperity 1st Rd.

Science-Based Industrial Park. Hsin Chu

City.

Taiwan, R.O.C.

TEL : (03) 5787505

FAX : (03) 5779095

Agent :



General Description

The EM92547 is a single-chip CMOS receiver IC designed to work in telephone equipment incorporating Calling Number Delivery (CND) capabilities. CND capabilities can be added to equipment such as telephones, adjunct units, answering machines, and facsimile machines, by using the EM92547 and any standard microcontroller IC. The EM92547 detects and qualifies the incoming ring signal, performs an energy detect on incoming FSK signal, and demodulates the FSK data in accordance with BELL 202 standards. Integrating the above functions the equipment manufacturer has a cost-effective means of implementing CND capabilities into their products.

Features


- Compatible with Bellcore GR-30-CORE (formerly as TR-NWT-000030).
- Compatible with British Telecom (BT) SIN227 & SIN242.
- FSK demodulator for Bell 202 and ITU-T V.23 (formerly as CCITT V.23)
- On-chip ring detector
- Ring detect and carrier detect output for MCU interrupt
- Power down mode operation
- On-chip band pass filter
- FSK demodulation with energy detect
- High input sensitivity
- Low current consumption in power down mode
- Single supply from 3.5V to 6V
- Clock Frequencies: 3.58MHz or 455KHz for EM92547A
: 3.58MHz for EM92547B/D
- Package series --- 16-pin DIP or 16-pin SOP (150 mil)
EM92547BP/DP for 16-pin DIP
EM92547BN/DN for 16-pin SOP (150 mil)

Application


- adjunct units
- answering machines
- feature phones
- fax machines
- computer interface products



Pin Assignments



Functional Block Diagram





Pin Descriptions

Symbol	I/O	Function
TIP	I	This input is connected to the tip line of the twisted pair.
RING	I	This input is connected to the ring line of the twisted pair.
RING DET1	I	This input is coupled to one end of the line through an attenuation network. It is used to detect the occurrence of a valid ring signal.
RING DET2	I	This input is coupled to the other end of the line through an attenuation network.
SHORTDATA	O	Data output pin without preamble message.
/RING TIME	O	A RC network should be connected to this pin. The RC time constant is chosen to hold this pin voltage below 2.2V between the peaks of the ringing signal.
/PWR UP	I	This active low input sets the chip into power up. When high, the chip is put into a power down mode in the absence of a ring signal. In this mode, only the ring detect circuitry is active.
VSS		Ground.
OSCOUT	O	This pin connects to the other side of the crystal oscillator.
OSCIN	I	This pin connects to 3.58MHz crystal oscillator or 455kHz resonator. It can also be used as an external clock input.
CLK SELECT	I	A logic '1' on this pin to select 3.58MHz crystal oscillator, logic '0' to select 455kHz resonator.
/RD	O	(ring detector)(active low)This output detects the presence of a valid ring signal.
/CD	O	(carrier detect)(active low)This output indicates the presence of in-band signals at the device input.
DATA OUT	O	The demodulated FSK data is output to this pin.
VDD		Power Supply Voltage.
NC		Non Connected.

Function Descriptions

The EM92547 is a CMOS device designed to support the Caller Number Deliver feature, which is offered by the Regional Bell Operating Companies. The EM92547 CLID comprises two paths: the signal path and the ring indicator path. The signal path consists of an input differential buffer; a band pass filter, an FSK demodulator and a data valid with carrier detect circuit. The ring detector path includes a clock generator, a ring detect circuit and a power-up logic circuit.

In a typical application, the ring detector maintains the line continuously while all other functions of the chip are inhibited. If a ring signal is sent, the ring detector wakes up the oscillator and the main bias generator. This in turn activates the rest of the IC. Once activated, a valid signal RI (ring indicator) is sent.




A /PWR UP input pin is provided to activate the chip regardless of the presence of a power ring signal. If /PWR UP is sent high, the IC can still power itself up whenever it detects a valid ring signal, but will back to its normal power-down mode after a time period.

The input buffer accepts a differential AC coupled input signal through the TIP and RING input and feeds this signal to a band pass filter. Once the signal is filtered, the FSK demodulator decodes the information and sends it to a post filter. The output data is then made available at DATA OUT pin. This data, as sent by the central office, includes the header information (alternate "1" and "0") and 150msec of marking which precedes the date, time and calling number. If no data is present, the DATA OUT pin is held in a low state. This is accomplished by a carrier detect circuit which determines if the in-band energy is high enough. If the incoming signal is valid and thus the demodulated data is transferred to DATA OUT pin. If it is not, then the FSK demodulator is blocked. This device uses a 3.58 MHz crystal or a 455KHz(for EM92547A only) resonator as a timing source for all the internal blocks.

* Ring detect circuit

When Vdd is applied to the circuit, the RC network will charge cap C1 to Vdd




holding /RING TIME off. If /PWRUP is also held at Vdd, the whole circuit will be in a power down mode, and will consume less than 1uA of supply current. The resistor network R2 to R4 attenuates the incoming power ring applied to the top of R2. The values given have been chosen to provide a sufficient voltage at pin3, to turn on the Schmitt trigger input. When V_{t+} of the Schmitt is exceeded, cap C1 will discharge. This will initialize a partial power up, and enable the ring detect circuit.

The value of R1 and C1 must be chosen to hold the /RING TIME pin voltage below the V_{t+} of the Schmitt between the individual cycle of the power ring. The values shown will work for ring frequencies of 15.3 Hz minimum.

With pin4 enabled, a portion of the power ring above 1.2V is fed to the ring counter circuit. This circuit is a digital integrator. When the input signal at pin4 is above 1.2V, the integrator is counting up at 800 Hz rate. Otherwise, counting down at 800Hz rate. A ring is qualified when an internal count of binary 48 is reached and disqualified when an internal count below binary 48.

Once the ring signal is qualified, the /RING INDICATOR will sent low. This can be fed back to /PWR UP or can be used as an interrupt to an MCU. Once the /PWR UP pin is below V_t- , the part will fully powered up, and ready to receive FSK. During this mode the device current will increase to 3 mA typical.

*** power up circuit**



The power up circuit accepts /PWR UP signal and /RD signal. In the power down mode, if a ring signal is sent, the ring detector wakes up the oscillator and the main bias generator. This in turn activates the IC. Once activated, a valid signal RD (ring detector) is sent. Since no valid FSK single being detected, the whole IC will back to its power-down mode after a period (default 3-second).

FSK data output(DATA OUT pin), FSK short data output(SHORTDATA) ,and FSK carrier detect (/CD) :

As shown from functional block diagram, DATA OUT pin won't have any FSK decoding data until 'Data Valid Energy Detect Circuit' has detected enough energy and timing (about 15ms) FSK signal coming. When this timing has been checked correctly, open-drain carrier detect /CD pin will be pull low then DATA OUT pin will have decoding data output. At this time, SHORTDATA pin will still not have any FSK decoding data until enough energy and timing (about 12.5ms) FSK mark bits time have been checked. The details timing about DATAOUT, SHORTDATA and /CD will be shown on Timing Diagram for FSK timing.



Absolute Maximum Ratings

Rating	Symbol	Value	Unit
DC supply voltage	V _{DD}	-0.5.5 to 6	V
Input voltage	V _{IN}	-0.5 to V _{DD} +0.5	V
DC current drain per pin	I	±10	mA
Power dissipation	P _D	20	mW
Operating temperature range	T _A	0 to 70	°C

DC Electrical Characteristic

(Referenced to V_{DD}=5V V_{SS}=0V)

Parameter	Symbol	Min.	Typ.	Max.	unit
DC supply voltage	V _{DD}	3.5	5	5.5	V
Supply current(output pins unload) /pwr up =1 Xtal=3.58MHz	I _{DD}	--	3	5	mA
Supply current (output pins unload) /pwr up =0 /ring time=0 Xtal=3.58MHz	I _{DD}	--	3	5	mA
Standby current(output pins unload) /ring time =1 /pwr up =1	I _{stby}	--	--	1	uA
Input voltage '0' level	V _{il}	--	--	V _{DD} ×0.3	V
Input voltage '1' level	V _{ih}	V _{DD} ×0.7	--	--	V
Output voltage high I _{oh} =0.16 mA	V _{oh}	2.5	--	--	V
Output voltage low I _{ol} =2.0 mA	V _{ol}	--	0.3	0.4	V
Input leakage current	I _{in}	--	--	+/-1	uA
Input threshold voltage positive going	V _{t+}	TBD	2.9	TBD	V
Input threshold voltage negative going	V _{t-}	TBD	2.2	TBD	V
Ring det2 threshold	Rd2V _t	TBD	1.2	TBD	V
Tip/Ring input DC resistance	R _{in}	--	500	--	kΩ

AC Electrical Characteristic

(V_{DD}=+5V, T_A=+25°C)

Characteristics	Min.	Typ.	Max	Unit
Input sensitivity TIP and RING Pin1 and pin2 V _{DD} =+5V	-35	-48	--	dBm
Band Pass FilterFrequency response(relative to 1700Hz @ 0 dBm)				
60Hz	--	-58	--	
550Hz	--	-3	--	
2700Hz	--	-3	--	
3000Hz	--	-30	--	
Energy detect sensitivity	--	-44	--	dBm



Timing Diagrams

Description	Symbol	Min.	Typ.	Max.	Unit
OSC start up	T _{OSC}	--	2	4	ms
Carrier detect low	T _{CDL}	10	15	20	ms
DATA OUT to Carrier det low	T _{DOC}	--	10	20	ns
SHORTDATA to mark det valid	T _{SDV}	10	12.5	15	Ms
Power up low to FSK(setup time)	T _{SUP}	--	15	20	ms
End of FSK to Carrier Detect high	T _{CDH}	25	30	35	ms

FSK format


There are some differences on signal spec. between Bell 202 and ITU-T V.23.

Item	Bell 202	ITU-T V.23
Mark freq. (logic 1)	1200±1%	1300±1.5%
Space freq. (logic 0)	2200±1%	2100±1.5%
Transmission rate	1200 bps	1200 bps
Data format	serial, asynchronous	serial, asynchronous
Modulation type	analog phase coherent FSK	analog phase coherent FSK


FSK timing ('CS' — Channel Seizure, 'M' — Mark, FSK data — FSK data signal)

1. DATA OUT timing

On-hook FSK:




Off-hook FSK :




2. SHORTDATA timing

On-hook FSK :



ps. Typically, on-hook FSK signal has to be at least $T_{CDL} = 15\text{ms}$ of Channel Seizure time and $T_{SDV} = 12.5\text{ms}$ of Mark bits time for SHORTDATA timing detected valid.


Off-hook FSK :




ps. Typically, off-hook FSK signal has to be at least ' $T_{CDL} + T_{SDV} = 15ms + 12.5ms = 17.5 ms$ ' of Mark bits time for SHORTDATA timing detected valid.

Application Circuit


EM92547A :



EM92547B :




EM92547D :



Application Note

1. Input capacitor and input resistor



Input voltage of OP Amp are "A" and "B" which are equal to $500k/(Z1+500k)$ and $500k/(Z2+500k)$, where $Z1=Zc1+R1$, $Z2=Zc2+R2$. There is no difference in the input sensitivity when the external resistors R1 and R2 is more less than 500k ohms. Although R1 and R2 will not critically effect input sensitivity, we suggest the value of R1 and R2 are 30k to 50k to reduce the ring current into "A" and "B" for stable operation.

Input coupling capacitors C1 and C2 will slightly effect the input sensitivity. The value of C1 and C2 could not choose too large to avoid ring voltage discharge time debiasing OP Amp. We suggest that the value C1 and C2 are less than 0.01uF.

2. VDD pin and VSS pin

To reduce noise effects, connect a ceramic capacitor of about 0.1uF set as close as possible to the pin to the VSS pin.

3. OSCIN pin, OSCOUT pin

For proper oscillator working, the feedback resistor $1M\Omega$ should be shunt with the 3.58MHz crystal and 20pF capacitors connected from these two pins to the ground.