FIN1049 LVDS Dual Line Driver with Dual Line Receiver

General Description

Features

- Greater than 400 Mbps data rate
- 3.3V power supply operation
- Low power dissipation
- Fail safe protection for open-circuit conditions
- Meets or exceeds the TIA/EIA-644-A LVDS standard
- 16-pin TSSOP package saves space
- Flow-through pinout simplifies PCB layout
- Enable/Disable for all outputs
- Industrial operating temperature range: $-40^{\circ}C$ to $+85^{\circ}C$

Ordering Code:

SEMICONDUC			Revised March 2003	
LVDS DUAI General Desc This dual Driver-Recei connects utilizing Lo (LVDS) technology. Th translates them to LV LVDS inputs and tran LVDS levels have a 350mV which provide pation even at high fre LVPECL inputs for trar En and Enb inputs are the outputs. The enabl single line driver and available in the FIN101	ription wer is designed by Voltage D be Driver accep DS outputs. The slates them to typical differen for low EMI at u equencies. The baslating from L be ANDed togeth es are common single line rece	for high speed inter- ifferential Signaling ts LVTTL inputs and he Receiver accepts LVTTL outputs. The tial output swing of iltra low power dissi- FIN1049 can accept FIN1049 can accept PECL to LVDS. The her to enable/disable to all four outputs. A	 Dual Line Receiver Dual Line Receiver Features Greater than 400 Mbps data rate 3.3V power supply operation Low power dissipation Fail safe protection for open-circuit conditions Meets or exceeds the TIA/EIA-644-A LVDS standard 16-pin TSSOP package saves space Flow-through pinout simplifies PCB layout Enable/Disable for all outputs Industrial operating temperature range: -40°C to +85°C 	
Ordering Cod	C: ckage Number		Package Description	
	Rage Humber	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide		

Pin Descriptions

Connection Diagram

Pin Name	Description
R _{IN1+} , R _{IN2+}	Non-Inverting LVDS Inputs
R _{IN1-} , R _{IN2-}	Inverting LVDS Inputs
D _{OUT1+} , D _{OUT2+}	Non-Inverting Driver Outputs
D _{OUT1-} , D _{OUT2-}	Inverting Driver Outputs
EN, ENb	Driver Enable Pins for All Outputs
R _{OUT1} , R _{OUT2}	LVTTL Output Pins for R_{OUT1} and R_{OUT2}
D _{IN2} , D _{IN2}	LVTTL Input Pins for D_{IN1} and D_{IN2}
V _{CC}	Power Supply (3.3V)
GND	Ground

R _{IN1-}	1	\bigcirc	16	- EN
R _{IN1+} –	2		15	- ROUT1
R _{IN2+} –	3		14	- ROUT2
R _{IN2-}	4		13	- GND
Dout2	5		12	– V _{DD}
D _{OUT2+} -	6		11	DIN2
D _{OUT1+}	7		10	- DIN1
Dout1-	8		9	- ENb

© 2003 Fairchild Semiconductor Corporation DS500846

FIN1049


Function Table

Inputs		Outputs (LVTTL)		Inputs (LVDS) (Note 1)		Outputs (LVDS)	
EN	ENb	R _{OUT1}	R _{OUT2}	R _{IN#+}	R _{IN#-}	D _{OUT#+}	D _{OUT#-}
Н	L	ON	ON			ON	ON
Н	Н	Z	Z			Z	Z
L	Н	Z	Z			Z	Z
L	L	Z	Z			Z	Z
н	L	Н	Н		Current Condition		

H = HIGH Logic Level L = LOW Logic Level or OPEN X = Don't Care Z = High Impedance

Note 1: Any unused Receiver Inputs should be left Open.

Functional Diagram



Absolute Maximum Ratings(Note 2)

Supply Voltage (V _{CC})	-0.5V to +4.6V
LVDS DC Input Voltage (VIN)	-0.5V to +4.6V
LVDS DC Output Voltage (V _{OUT})	-0.5V to +4.6V
Driver Short Circuit Current (IOSD)	Continuous 10mA
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Max Junction Temperature (T _J)	150°C
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C
ESD (Human Body Model)	>7000V
ESD (Machine Model)	>250V

Recommended Operating Conditions

Supply Voltage (V_{CC}) Magnitude of Differential Voltage ($|V_{ID}|$) Operating Temperature (T_A)

Note 2: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

DC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Units
	LVDS Input DC S	pecifications (R _{IN1+} , R _{IN1-} , R _{IN2+} , R _{IN2-}) See Fi	igure 1 and 7	Table 1	I	L
V _{TH}	Differential Input Threshold HIGH			0.0	35.0	mV
V _{TL}	Differential Input Threshold LOW	VCM = 1.2V, 0.05V, 2.35V	-100	0.0	ł	mV
V _{IC}	Common Mode Voltage Range	$V_{ID} = 100 \text{mV}, V_{CC} = 3.3 \text{V}$	V _{ID} /2	1	$V_{CC} - (V_{ID}/2)$	V
I _{IN}	Input Current	$V_{CC} = 0V \text{ or } 3.6V, V_{IN} = 0V \text{ or } 2.8V$			±20.0	mA
	CMOS/	LVTTL Input DC Specifications (EN, ENb, D	_{N1} , D _{IN2})	.1	·	•
VIH	Input High Voltage (LVTTL)		2.0		V _{CC}	V
V _{IL}	Input Low Voltage (LVTTL)		GND		0.8	V
I _{IN}	Input Current	1		1	łł	
	(EN, ENb, $D_{IN1},$ $D_{IN2},$ $R_{INx+},$ and $R_{INx-})$	$V_{IN} = 0V \text{ or } V_{CC}$			±20.0	μA
V _{IK}	Input Clamp Voltage	$V_{IK} = -18 \text{mA}$	-1.5	-0.7	1 1	V
	LVDS Out	put DC Specifications (D _{OUT1+} , D _{OUT1-} , D _{OUT}	_{[2+} , D _{OUT2-})	.1		
V _{OD}	Output Differential Voltage		250	350	450	mV
ΔV_{OD}	V _{OD} Magnitude Change from	$R_L = 100\Omega$,			25.0	m\/
	Differential LOW-to-HIGH	Driver Enabled,			35.0	mV
V _{OS}	Offset Voltage	See Figure 2	1.125	1.25	1.375	V
ΔV_{OS}	Offset Magnitude Change from	1			25.0	m\/
	Differential LOW-to-HIGH				25.0	mV
I _{OS}	Chart Circuit Output Current	$D_{OUT+} = 0V \& D_{OUT-} = 0V$, Driver Enabled			-9.0	mA
IOSD	Short Circuit Output Current	V _{OD} = 0V, Driver Enabled			-9.0	mA
I _{OFF}	Power-Off Input or Output Current	$V_{CC} = 0V$, $V_{OUT} = 0V$ or V_{CC}			±20.0	μA
I _{OZD}	Disabled Output Leakage Current	Driver Disabled, $D_{OUT+} = 0V$ or V_{CC}			110.0	
		or $D_{OUT-} = 0V$ or V_{CC}			±10.0	μA
	СМО	S/LVTTL Output DC Specifications (R _{OUT1} , F	R _{OUT2})	.1		
V _{OH}	Output High Voltage	$I_{OH} = -2mA, V_{ID} = 200mV$	2.7		l l	V
V _{OL}	Output Low Voltage	I _{OL} = 2mA, V _{ID} = 200mV			0.250	V
I _{OZ}	Disabled Output Leakage Current	Driver Disabled, $R_{OUTn} = 0V$ or V_{CC}			±10.0	μA
I _{CC}	Power Supply Current (Note 4)	Drivers Enabled, Any Valid Input Condition			25.0	mA
I _{CCZ}	Power Supply Current	Drivers Disabled			10.0	mA
CIND	Input Capacitance	LVDS Input		3.0	ł	pF
C _{OUT}	Output Capacitance	LVDS Output		4.0	ł	pF
C _{INT}	Input Capacitance	LVTTL Input		3.5	++	pF

Note 3: All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$.

Note 4: Both driver and receiver inputs are static. All LVDS outputs have 100Ω load. None of the outputs have any lumped capacitive load.

FIN1049

100mV to V_{CC} -40°C to +85°C

3.0V to 3.6V

FIN1049

AC Electrical Characteristics

Symbol	Parameter	Test Conditions	Min	Typ (Note 5)	Мах	Units
	Switching	Characteristics - LVDS Outputs				
t _{PLHD}	Differential Propagation Delay LOW-to-HIGH				2.0	ns
t _{PHLD}	Differential Propagation Delay HIGH-to-LOW				2.0	ns
t _{TLHD}	Differential Output Rise Time (20% to 80%)		0.2		1.0	ns
t _{THLD}	Differential Output Fall Time (80% to 20%)	See Figures 3, 4	0.2		1.0	ns
t _{SK(P)}	Pulse Skew t _{PLH} - t _{PHL}	See Figures 5, 4			0.35	ns
t _{SK(LH)} ,	Channel-to-Channel Skew (Note 6)				0.35	
t _{SK(HL)}					0.55	ns
t _{SK(PP)}	Part-to-Part Skew (Note 7)				1.0	ns
t _{PZHD}	Differential Output Enable Time from Z-to-HIGH				6.0	ns
t _{PZLD}	Differential Output Enable Time from A-to-LOW	See Figures 5, 6			6.0	ns
t _{PHZD}	Differential Output Disable Time from HIGH-to-Z	See Figures 5, 6			3.0	ns
t _{PLZD}	Differential Output Disable Time from LOW-to-Z				3.0	ns
f _{MAXD}	Maximum Frequency (Note 8)	See Figure 3	200			MHz
	Switching	Characteristics - LVTTL Outputs				
t _{PHL}	Propagation Delay HIGH-to-LOW	Measured from 20% to 80% signal	0.5	1.0	3.5	ns
t _{PLH}	Propagation Delay LOW-to-HIGH	$V_{ID} = 200 mV;$	0.5	1.0	3.5	ns
t _{SK1}	Pulse Skew	Distributed Load	0.0	35.0	400	ps
t _{SK2}	Channel-to-Channel Skew	$C_L = 15 pF$ and 50Ω ;	0.0	50.0	500	ps
t _{SK3}	Part-to-Part Skew	$R_L = 1K\Omega;$	0.0		1.0	ns
t _{LHR}	Transition Time LOW-to-HIGH	V _{OS} = 1.2V;	0.1	0.25	1.4	ns
t _{HLR}	Transition Time HIGH-to-LOW	See Figures 7, 8	0.1	0.18	1.4	ns
t _{PHZ}	Disable Time HIGH-to-Z		2.2	4.5	8.0	ns
t _{PLZ}	Disable Time LOW-to-Z	See Figures 9, 10	1.3	3.5	8.0	ns
t _{PZH}	Enable Time Z-to-HIGH		1.8	3.0	7.0	ns
t _{PZL}	Enable Time Z-to-LOW	1	0.9	1.4	7.0	ns
f _{MAXT}	Maximum Frequency (Note 9)	See Figure 7	200			MHz

Note 5: All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$.

Note 6: $t_{SK(LH)}$, $t_{SK(HL)}$ is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction.

Note 7: $t_{SK(PP)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits. Note 8: f_{MAX} generator input conditions: $t_r = t_f < 1ns$ (10% to 90%), 50% duty cycle, 0V to 3V. Output criteria: duty cycle = 45% / 55%, $V_{OD} > 250$ mV, all chan-


note c_{MAX} generation input conditions, $t_r = q < 113 (10.6 to 30.6), 30.6 add cycle, 64 to 54. Output citientia, add cycle <math>-40.6750.6, 400 > 230114$, an orallnels switch.

Note 9: f_{MAXT} generator input conditions: $t_r = t_f < 1ns$ (10% to 90%), 50% duty cycle, $V_{ID} = 200mV$, $V_{CM} = 1.2V$. Output criteria: duty cycle = 45% / 55%, $V_{OH} > 2.7V$. $V_{OL} < 0.25V$, all channels switching.

Required Specifications

- should be measured using MIL-STD-883C method 3015.7 standard.
- 1. Human Body Model ESD and Machine Model ESD 2. Latch-up immunity should be tested to the EIA/JEDEC Standard Number 78 (EIA/JESD78).

FIN1049




Note: $C_L = 15 pF$, includes all probe and jig capacitances

FIGURE 1. Differential Receiver Voltage Definitions Test Circuit

TABLE 1. Receiver Minimum and Maximum Input Threshold Test Voltages

Applied Voltages (V)		Resulting Differential Input Voltage (mV)	Resulting Common Mode Input Voltage (V)
VIA	V _{IB}	V _{ID}	V _{IC}
1.25	1.15	100	1.2
1.15	1.25	-100	1.2
V _{CC}	V _{CC} - 0.1	100	V _{CC} - 0.05
V _{CC} - 0.1	V _{CC}	-100	V _{CC} - 0.05
0.1	0.0	100	0.05
0.0	0.1	-100	0.05
1.75	0.65	1100	1.2
0.65	1.75	-1100	1.2
V _{CC}	V _{CC} - 1.1	1100	V _{CC} - 0.55
V _{CC} - 1.1	V _{CC}	-1100	V _{CC} - 0.55
1.1	0.0	1100	0.55
0.0	1.1	-1100	0.55




Note: $R_L = 100\Omega$

FIGURE 2. LVDS Output Circuit for DC Test

FIN1049

Required Specifications (Continued)



Note A: $R_L = 100\Omega$

Note B: $Z_0 = 50\Omega$ and $C_T = 15 \text{ pF}$ Distributed








FIGURE 4. LVTTL Input to LVDS Output AC Waveform



FIN1049



8

