

CML Semiconductor Products

PRODUCT INFORMATION


FX469 1200/2400/4800 Baud FFSK Modem

Publication D/469/6 April 1998

Features

- Selectable Data Rates1200, 2400 and 4800 Baud
- Full-Duplex FFSK
- Rx and Tx Bandpass Filters
- Clock Recovery and Carrier Detect Facilities
- Rx and Tx Enable Functions

- Pin Selected Xtal/Clock Inputs 1.008MHz or 4.032MHz
- Radio and General Applications
 - Data-Over-Radio
 - PMR and Cellular Signalling
 - Portable Data Terminals
 - Personal/Cordless Telephone



FX469

Brief Description

The FX469 is a single-chip CMOS LSI circuit which operates as a full-duplex pin-selectable 1200, 2400 or 4800 baud FFSK Modem. The mark and space frequencies are 1200/1800, 1200/2400 and 2400/4800 Hz respectively. Tone frequencies are phase continuous; transitions occur at the zero crossing point.

Employing a common Xtal oscillator with a choice of two clock frequencies (1.008MHz or 4.032MHz) to provide band-rate, transmit frequencies, and Rx and Tx synchronization, the transmitter and receiver operate entirely independently including individual section powersave functions.

The FX469 includes on chip circuitry for Carrier Detect and Rx Clock recovery, both of which are made available as output pins.

Rx, Tx and Carrier Detect paths each contain a bandpass filter to ensure the provision of optimum signal conditions both in the modem and for the Tx modulation circuitry.

The FX469 demonstrates a high sensitivity and good bit-error-rate under adverse signal conditions; the carrier detect time constant is set by an external capacitor, whose value should be arranged as required to further enhance this product's performance in high noise environments.

This low-power device requires few external components and is available in small outline plastic (S.O.I.C) and cerdip DIL packages.


Pin Number Function

		•									
	FX469										
DW	LG/LS	J/P6									
1	1	1	Xtal/Clock: The input Xtal or external clock. Of selection of this frequer Selection information of clock input may cause of failure. it is recommend (resistor or fast-reaction)	Clock frequence ancy will affect on the next page device damage ed that the po	cy selection is by th the operational Dat ge. Operation of any ge. To minimise dan	e "Clock Rate" inpu a Rate of this device / CML microcircuit v nage in the event of	t pin. The e. Refer to Baud without a Xtal or f a Xtal/drive				
2	2	2	XtalN: Output of the o	n-chip inverte	er.						
3	3	3		Tx Sync O/P: A squarewave, produced on-chip, to synchronize the input of logic data and transmission of the FFSK signal (See Figure 4).							
4	5	5	Tx Signal O/P: Wher sinewave) FFSK signal With the transmitter dis	(See Figure	4).		-step pseudo				
5	7	6	Tx Data I/P : Serial logi	c data to be t	ransmitted is input t	o this pin.					
6	8	7	Tx EnableN: A logic '0 put the transmitter into Out" to a high-impedan	powersave w	hilst forcing "Tx Syr	ic Out" to a logic '1'	•				
7	9	8	Bandpass O/P: The of 10kw and may require	•	-	This output impeda	nce is typically				
8	10	9	Rx Enable: The conti	rol of the Rx fi	unction. The contro	of other outputs is	given below				
				x Function	Clock Data O/P	Carrier Detect	Rx Sync Out				
			"1" =	Enabled	Enabled	Enabled	Enabled				
			"0" = F	Powersave	"O"	"0"	1" or "0"				
9	11	10	V _{BIAS} : The output of the should be decoupled to This bias voltage is main	o V _{ss} by a cap	pacitor (C_2). (See Fig.	gure 2.	_{DD} /2, this pin				
10	12	11	V _{ss} : Negative supply ra	ail (GND).							

Pin Number Function

DW	FX469 LG/LS	J/P6								
11	13	12	Unclocked Data O/P: The reco	vered asynchrono	ous serial d	ata outpu	it from the	e receiver.		
12	14	13	Clocked Data O/P: The recovered synchronous serial data output from the receiver. Data is latched out by the recovered clock, available at the "Rx Sync O/P," (See Figure 5).							
13	15	14	Carrier Detect O/P: When an FFSK signal is being received this output is a logic '1.'							
14	16	15	Rx Signal I/P: The FFSK signal input for the receiver. This input should be coupled via a capacitor, C ₃ .							
15	18	17	Rx Sync O/P: A flywheel square FFSK data (See Figure 5).	Rx Sync O/P: A flywheel squarewave output. This clock will synchronize to incoming Rx FSK data (See Figure 5).						
16	19	16	1200/2400 Baud Select: A logic '1' on this pin selects the 1200 baud option. Tone frequencies are: one cycle of 1200Hz represents a logic '1,' one-and-a-half cycles of 1800Hz represents a logic '0.' A logic '0' on this pin selects the 2400 baud option. Tone frequencies are: one-half cycle of 1200Hz represents a logic '1,' one cycle of 2400Hz represents a logic '0.' This function is also used, in part, to select the 4800 baud option. This pin has an internal 1Mw pullup resistor. Operational Data Rate Configurations are illustrated in the table below.							
			Wallot I Frances							
			Xtal/Clock Frequency 1.008MHz 4.032MHz							
							_			
			Clock Rate pin 1200/2400 Select pin	1.008MH 0 1	2 0 0	1 1	4 .032MH 1 0	1 0		
			Clock Rate pin 1200/2400 Select pin 4800 Select pin	0 1 0	0 0 0	1 1 0	1 0 0	1 0 1		
			Clock Rate pin 1200/2400 Select pin	0 1	0 0	1 1	1 0	1		
17	20	18	Clock Rate pin 1200/2400 Select pin 4800 Select pin	0 1 0 1200 1 this pin combine of 1 this pulldow cycle of 2400Hz re	0 0 2400 d with a log vn resistor)	1 1 0 1200 gic '0' on t	1 0 0 2400 the 1200/	1 0 1 4800 2400 Baud e of 4800Hz		
17	20 21	18	Clock Rate pin 1200/2400 Select pin 4800 Select pin Baud Rate 4800 Baud Select: A logic '1' o Select pin will select the 4800 op Tone frequencies are: one-half	0 1 0 1200 n this pin combined the pulldow cycle of 2400Hz recan only be achieved and allow the use the control of the pullow the use the pullow the pull	0 0 2400 d with a log vn resistor) epresents a ved using a	1 1 0 1200 gic '0' on to a logic '1,' a 4.032Ml	1 0 0 2400 the 1200/ one cycl Hz Xtal in	1 0 1 4800 2400 Baud e of 4800Hz put.		
			Clock Rate pin 1200/2400 Select pin 4800 Select pin Baud Rate 4800 Baud Select: A logic '1' o Select pin will select the 4800 op Tone frequencies are: one-half represents a logic '0.' This state Clock Rate: A logic input to sele Xtal/clock. Logic '1' = 4.032MHz	0 1 0 1200 1200 n this pin combined the pulldow cycle of 2400Hz recan only be achieved and allow the use logic '0' = 1.008N rect and allow the use logic '0' = 1.008N rect and allow the use logic '0' = 1.008N	0 0 2400 d with a log vn resistor) epresents a ved using a see of either that a log ved using a see of either that a log ved using a see of either that a log ved using a log	1 1 0 1200 gic '0' on to a logic '1,' a 4.032Ml a 4.032Ml a togic '1,'	the 1200/ one cycl Hz Xtal in MHz or 4. an interna	1 0 1 4800 2400 Baud e of 4800Hz put. 032MHz al pulldown		
18	21	19	Clock Rate pin 1200/2400 Select pin 4800 Select pin Baud Rate 4800 Baud Select: A logic '1' o Select pin will select the 4800 op Tone frequencies are: one-half represents a logic '0.' This state Clock Rate: A logic input to sele Xtal/clock. Logic '1' = 4.032MHz resistor (1.008MHz). Carrier Detect Time Constant C ₄ connected to this pin will affect	o 1 0 1200 1200 n this pin combined by the pulldow cycle of 2400Hz recan only be achieved and allow the use a logic '0' = 1.008M recan property of the carrier of the carrier detects the carrier detects and allow the carrier	0 0 2400 d with a log vn resistor) epresents a ved using a ved us	1 1 0 1200 gic '0' on to a logic '1,' a 4.032Ml a 4.032Ml a togic '1,'	the 1200/ one cycl Hz Xtal in MHz or 4. an interna	1 0 1 4800 2400 Baud e of 4800Hz put. 032MHz al pulldown		

Application Information




Component	Value	Tolerance
R ₁	1.0MW	±10%
C ₁	33.0pF	
C,	1.0μF	±20%
C ₂ C ₃ C ₄ C ₅ C ₆ C ₇	0.1µF	
$C_{_{4}}^{^{J}}$	0.1µF	±10%
C ₅	1.0µF	±20%
C_6	1.0µF	
C_7	33.0pF	
X_1	1.008MHz	See
·	or	'Clock-Rate'
	4.032MHz	Pin


Fig.2 External Components

Notes

- 1. $V_{\rm BIAS}$ may be decoupled to $V_{\rm SS}$ and $V_{\rm DD}$ using C_2 and C_6 when input signals are referenced to the $V_{\rm BIAS}$ pin. For input signals referenced to $V_{\rm SS}$, decouple $V_{\rm BIAS}$ to $V_{\rm SS}$ using C_2 only.
- 2. Use $\rm C_{\rm 5}$ when input signals are referenced to $\rm V_{\rm SS}$, to decouple $\rm V_{\rm DD}.$
- The value of C₄ determines the Carrier Detect time constant. A long time constant results in improved noise immunity but increased response time. C₄ may be varied to trade-off response time for noise immunity.
- C₇ reduces Xtal voltage overshoot. Refer to CML Xtal Application Note D/XT/2 December 1991.




Application Information



Characteristics		Note	Min.	Тур.	Max.	Unit
Tx Delay, Signal to Disable Time	t _{eset}	3	2.0	-	800	μs
Data Set-Up Time	tDSET	1	2.0	-	-	μs
Data Hold Time	t _{DH}		2.0	-	-	µs
Tx Delay to O/P Time	t _{TxD}		-	1.2	-	µs
Tx Data Rate Period	t _{TDR}	3	-	833	-	µs
Rx Data Rate Period	t _{RDR}	3	800	-	865	µs
Undetermined State	KDK		-	-	2.0	µs
Internal Rx Delay	t _{in}		-	1.5	-	ms

- 1. Consider the Xtal/Clock tolerance.
- 2. All Tx timings are related to the Tx Sync Output .
- 3. 1200 baud example.



Specification

Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage -0.3 to 7.0V -0.3 to $(V_{DD} + 0.3V)$ Input voltage at any pin (ref $V_{SS} = 0V$) Sink/source current (supply pins) +/- 30mA (other pins) +/- 20mA Total device dissipation @ T_{AMB} 25°C 800mW Max. Derating 10mW/°C

Operating temperature range: FX469DW/LG/LS/P6 -30°C to +70°C (plastic)

FX469J -30°C to +85°C (cerdip)

Storage temperature range: FX469DW/LG/LS/P6 -40°C to +85°C (plastic)

-55°C to +125°C (cerdip) **FX469J**

Operating Limits

All device characteristics are measured under the following conditions unless otherwise specified: $V_{DD} = 5.0V$, $T_{AMB} = 25$ °C. Audio Level 0dB ref: = 300mVrms. Xtal/Clock = 4.032MHz. Signal-to-Noise Ratio measured in the Bit-Rate Bandwidth Baud Rate = 1200 baud.


Characteristics	See Note	Min.	Тур.	Max.	Unit
Static Values					
Supply Voltage		4.5	5.0	5.5	V
Supply Current Rx Enabled Tx Disabled		-	3.6	-	mA
Rx and Tx Enabled		-	4.5	-	mA
Rx and Tx Disabled		-	650	-	μΑ
Logic '1' Level	1	4.0	-	-	·V
Logic '0' Level	1	-	-	1.0	V
Digital Output Impedance		-	4.0	-	kw
Analogue and Digital Input Impedance		100	-	-	kw
Tx Output Impedance		-	0.6	1.0	kw
On-Chip Xtal Oscillator					
. R _{IN}		10.0	-	-	Mw
R _{out}		5.0	-	15.0	kw
Inverter d.c. Voltage Gain		10.0	-	20.0	V/V
Gain Bandwidth Product		4.1	-	-	MHz
Xtal Frequency	2	-	1.008	-	MHz
Xtal Frequency	2	-	4.032	-	MHz
Dynamic Values					
Receiver					
Signal Input Dynamic Range SNR = 50dB	·	100	230	1000	mVrms
Bit Error Rate SNR = 12dB	4				
1200 Baud		-	2.5	-	10 ⁴
2400 Baud		-	1.5	-	10 ³
4800 Baud		-	1.5	-	10 ³
SNR = 20dB	4				_
1200/2400/4800 Baud		-	<1.0	-	10 ⁸
Receiver Synchronization SNR =12dB	7				
Probability of Bit 16 Being Correct		-	0.995	-	
Carrier Detect	5, 10				
Sensitivity Probabilty of C.D. Being High	7, 8	-	-	150	mVrms
After Bit 16 SNR = 12dB	5, 9		0.995		
OdB Noise No Signal	9		0.993		
140 Signal	3		0.00		

Specification


Characteristics	,	See Note	Min.	Тур.	Max.	Unit
Transmitter Output						
Tx Output Level			-	775	-	mVrms
Output Level Variation						
1200/1800Hz or 1200/2	4800Hz	0	-	±1.0	dB	
Output Distortion			-	3.0	5.0	%
3rd Harmonic Distortion			-	2.0	3.0	%
Logic '1' Carrier Frequency	1200 Baud	6	-	1200	-	Hz
	2400 Baud	6	-	1200	-	Hz
	4800 Baud	6	-	2400	-	Hz
Logic '0' Carrier Frequency	1200 Baud	6	-	1800	-	Hz
	2400 Baud	6	-	2400	-	Hz
	4800 Baud	6	-	4800	-	Hz
Isochronous Distortion						
1200Hz - 1800Hz/1800Hz - 1200Hz			-	25.0	40.0	μs
1200Hz - 2400Hz/2400Hz - 1200Hz			-	20.0	30.0	µs
2400Hz - 4800Hz/4800Hz - 2	2400Hz			-	10.0	20 µs

Notes

- 1. With reference to $V_{DD} = 5.0$ volts.
- 2. Xtal frequency, type and tolerance depends upon system requirements.
- 3. See Figure 5 (variation of BER with Input Signal Level).
- 4. SNR = Signal-to-Noise Ratio in the Bit-Rate Bandwidth.
- 5. See Figure 2.
- 6. Dependent upon Xtal tolerance.
- 7. 10101010101 ...01 pattern.
- 8. Measured with a 150mVrms input signal (no noise); 1200/2400 baud operation.
- 9. Reference (0dB) level for C.D. probability measurements is 230mVrms.
- 10. For 1200 and 2400 baud operation only; when operating at 4800 baud the Carrier Detect output should be ignored.



Application Information



Package Outlines

The FX469 is available in the package styles outlined below. Mechanical package diagrams and specifications are detailed in Section 10 of this document. Pin 1 identification marking is shown on the relevant diagram and pins on all package styles number anti-clockwise when viewed from the top.

Handling Precautions

The FX469 is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.


FX469DW 20-pin plastic S.O.I.C.

NOT TO SCALE

Max. Body Length

Max. Body Width

FX469J 22-pin cerdip DIL (J3)



(D3)

12.95mm

7.59mm

Package Outlines

FX469LG 24-pin quad plastic encapsulated

bent and cropped (L1)

FX469LS 24-lead plastic leaded chip carrier (L2)

NOT TO SCALE

Max. Body Length 10.25mm Max. Body Width 10.25mm

NOT TO SCALE

Max. Body Length 10.40mm Max. Body Width 10.40mm

Ordering Information

FX469DW 20-pin surface mount S.O.I.C.

FX469J 22-pin cerdip DIL

FX469LG 24-pin quad plastic encapsulated

bent and cropped

(LJ)

FX469LS 24-lead plastic leaded chip carrier

(L2)

FX469P6 22-pin plastic DIL

FX469P6 22-pin plastic DIL

Max. Body Length Max. Body Width 27.94mm 9.14mm

CML does not assume any responsibility for the use of any circuitry described. No circuit patent licences are implied and CML reserves the right at any time without notice to change the said circuitry.