SMART 3 ADVANCED BOOT BLOCK BYTE-WIDE 8-MBIT (1024K x 8), 16-MBIT (2056K x 8) FLASH MEMORY FAMILY

28F008B3, 28F016B3

- Flexible SmartVoltage Technology
 2.7V–3.6V Program/Erase
 - 2.7V–3.6V Read Operation
 - 12V V_{PP} Fast Production Programming
- 2.7V or 1.8V I/O Option
 Reduces Overall System Power
- Optimized Block Sizes
 Eight 8-Kbyte Blocks for Data, Top or Bottom Locations
 - Up to Thirty-One 64-Kbyte Blocks for Code
- High Performance
 2.7V-3.6V: 120 ns Max Access Time
- Block Locking
 V_{CC}-Level Control through WP#
- Low Power Consumption
 20 mA Maximum Read Current
- Absolute Hardware-Protection
 - VPP = GND Option
 - V_{CC} Lockout Voltage
- Extended Temperature Operation — -40°C to +85°C
- Supports Code plus Data Storage
 - Optimized for FDI, Flash Data Integrator Software
 - Fast Program Suspend Capability
 - Fast Erase Suspend Capability

- Extended Cycling Capability
 10,000 Block Erase Cycles
- Automated Byte Program and Block Erase
 - Command User Interface
 Status Registers
- SRAM-Compatible Write Interface
- Automatic Power Savings Feature
- Reset/Deep Power-Down
 - Spurious Write Lockout
- Standard Surface Mount Packaging — 48-Ball µBGA* Package — 40-Lead TSOP Package
- Footprint Upgradeable
 Upgradeable from 2-, 4- and 8-Mbit Boot Block
- ETOXTM V (0.4 µ) Flash Technology
- x8-Only Input/Output Architecture — For Space-Constrained 8-bit Applications

The new Smart 3 Advanced Boot Block, manufactured on Intel's latest 0.4µ technology, represents a featurerich solution at overall lower system cost. Smart 3 flash memory devices incorporate low voltage capability (2.7V read, program and erase) with high-speed, low-power operation. Several new features have been added, including the ability to drive the I/O at 1.8V, which significantly reduces system active power and interfaces to 1.8V controllers. A new blocking scheme enables code and data storage within a single device. Add to this the Intel-developed Flash Data Integrator (FDI) software and you have the most cost-effective, monolithic code plus data storage solution on the market today. Smart 3 Advanced Boot Block Byte-Wide products will be available in 40-lead TSOP and 48-ball µBGA* packages. Additional information on this product family can be obtained by accessing Intel's WWW page: http://www.intel.com/design/flcomp

May 1997

Order Number: 290605-001

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The 28F008B3 and 28F016B3 may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

*Third-party brands and names are the property of their respective owners.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 7641 Mt. Prospect, IL 60056-7641

or call 1-800-879-4683 or visit Intel's website at http://www.intel.com

COPYRIGHT © INTEL CORPORATION 1996, 1997

CG-041493

*Third-party brands and names are the property of their respective owners.

CONTENTS

PAGE

1.0 INTRODUCTION5
1.1 Smart 3 Advanced Boot Block Flash
Memory Enhancements
1.2 Product Overview
2.0 PRODUCT DESCRIPTION6
2.1 Package Pinouts7
2.2 Block Organization11
2.2.1 Parameter Blocks11
2.2.2 Main Blocks11
3.0 PRINCIPLES OF OPERATION14
3.1 Bus Operation14
3.1.1 Read15
3.1.2 Output Disable15
3.1.3 Standby15
3.1.4 Deep Power-Down/Reset
3.1.5 Write
3.2 Modes of Operation15
3.2.1 Read Array16
3.2.2 Read Intelligent Identifier
3.2.3 Read Status Register17
3.2.4 Program Mode
3.2.5 Erase Mode19
3.3 Block Locking26
3.3.1 $V_{PP} = V_{IL}$ for Complete Protection26
3.3.2 WP# = V _{IL} for Block Locking
3.3.3 WP# = V _{IH} for Block Unlocking
3.4 V _{PP} Program and Erase Voltages

	PAGE
3.5 Power Consumption	26
3.5.1 Active Power	26
3.5.2 Automatic Power Savings (APS)	27
3.5.3 Standby Power	27
3.5.4 Deep Power-Down Mode	27
3.6 Power-Up/Down Operation	
3.6.1 RP# Connected to System Reset	
3.6.2 V_{CC} , V_{PP} and RP# Transitions	
3.7 Power Supply Decoupling	
3.7.1 V _{PP} Trace on Printed Circuit Boa	rds28
4.0 ABSOLUTE MAXIMUM RATINGS	29
5.0 OPERATING CONDITIONS (V _{CCQ} = 2.7V–3.6V)	29
5.1 DC Characteristics: $V_{CCQ} = 2.7V - 3.6$	V30
6.0 OPERATING CONDITIONS	
(V _{CCQ} = 1.8V–2.2V)	
6.1 DC Characteristics: $V_{CCQ} = 1.8V-2.2$	V34
7.0 AC CHARACTERISTICS	39
7.1 Reset Operations	43
APPENDIX A: Ordering Information	45
APPENDIX B: Write State Machine Curre Next States	
APPENDIX C: Access Time vs. Capacitive Load	47
APPENDIX D: Architecture Block Diagra	m48
APPENDIX E: Additional Information	49

4



REVISION HISTORY

Number	Description
-001	Original version

1.0 INTRODUCTION

This preliminary datasheet contains the specifications for the Advanced Boot Block flash memory family, which is optimized for low power, portable systems. This family of products features 1.8V-2.2V or 2.V-3.6V I/Os and a low V_{CC}/V_{PP} operating range of 2.7V-3.6V for read and program/erase operations. In addition this family is capable of fast programming at 12V. Throughout this document, the term "2.7V" refers to the full voltage range 2.7V-3.6V (except where noted otherwise) and "V_{PP} = 12V" refers to $12V \pm 5\%$. Section 1 and 2 provides an overview of the flash memory family including applications, pinouts and pin descriptions. Section 3 describes the memory organization and operation for these products. Finally, Sections 4, 5, 6 and 7 contain the operating specifications.

1.1 Smart 3 Advanced Boot Block Flash Memory Enhancements

The new 8-Mbit and 16-Mbit Smart 3 Advanced Boot Block flash memory provides a convenient upgrade from and/or compatibility to previous 4-Mbit and 8-Mbit Boot Block products. The Smart 3 product functions are similar to lower density products in both command sets and operation, providing similar pinouts to ease density upgrades.

The Smart 3 Advanced Boot Block flash memory features

- Enhanced blocking for easy segmentation of code and data or additional design flexibility
- Program Suspend command which permits program suspend to read
- WP# pin to lock and unlock the upper two (or lower two, depending on location) 8-Kbyte blocks
- V_{CCQ} input for 1.8V–2.2V on all I/Os. See Figures 1–3 for pinout diagrams and Vccq location
- Maximum program time specification for improved data storage.

Feature	28F016B3/28F008B3/28F004B3	Reference
V _{CC} Read Voltage	2.7V-3.6V	Table 9, Table 12
V _{CCQ} I/O Voltage	1.8V-2.2V or 2.7V- 3.6V	Table 9, Table 12
V _{PP} Program/Erase Voltage	2.7V-3.6V or 11.4V-12.6V	Table 9, Table 12
Bus Width	8 bits	Table 2
Speed	120 ns	Table 15
Memory Arrangement	1 Mbit x 8 (8 Mbit), 2 Mbit x 8 (16 Mbit)	
Blocking (top or bottom)	Eight 8-Kbyte parameter blocks (8/16 Mbit) & Fifteen 64-Kbyte blocks (8 Mbit) Thirty-one 64-Kbyte main blocks (16 Mbit)	Section 2.2 Figures 4 and 5
Locking	WP# locks/unlocks parameter blocks All other blocks protected using V _{PP} switch	Section 3.3 Table 8
Operating Temperature	Extended: -40°C to +85°C	Table 9, Table 12
Program/Erase Cycling	10,000 cycles	Table 9, Table 12
Packages	40-Lead TSOP, 48-Ball μBGA* CSP	Figures 1, 2, and 3

Table 1. Smart 3 Advanced Boot Block Feature Summary



1.2 Product Overview

Intel provides the most flexible voltage solution in the flash industry, providing three discrete voltage supply pins: V_{CC} for read operation, V_{CCQ} for output swing, and V_{PP} for program and erase operation. Discrete supply pins allow system designers to use the optimal voltage levels for their design. All Smart 3 Advanced Boot Block flash memory products provide program/erase capability at 2.7V or 12V and read with V_{CC} at 2.7V. Since many designs read from the flash memory a large percentage of the time, 2.7V V_{CC} operation can provide substantial power savings. The 12V V_{PP} option maximizes program and erase performance during production programming.

The Smart 3 Advanced Boot Block flash memory products are high-performance devices with low power operation. The available densities for the byte-wide devices (x8) are

- a. 8-Mbit (8,388,608-bit) flash memory organized as 1 Mbyte of 8 bits each
- b. 16-Mbit (16,777,216-bit) flash memory organized as 2 Mbytes of 8 bits each.

For word-wide devices (x16) see the *Smart 3 Advanced Boot Block Word-Wide Flash Memory Family* datasheet.

The parameter blocks are located at either the top (denoted by -T suffix) or the bottom (-B suffix) of the address map in order to accommodate different microprocessor protocols for kernel code location. The upper two (or lower two) parameter blocks can be locked to provide complete code security for system initialization code. Locking and unlocking is controlled by WP# (see Section 3.3 for details).

The Command User Interface (CUI) serves as the interface between the microprocessor or microcontroller and the internal operation of the flash memory. The internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for program and erase operations, including verification, thereby unburdening the microprocessor or microcontroller. The status register indicates the status of the WSM by signifying block erase or byte program completion and status.

Program and erase automation allows program and erase operations to be executed using an industrystandard two-write command sequence to the CUI. Data writes are performed in byte increments. Each byte in the flash memory can be programmed independently of other memory locations; every erase operation erases all locations within a block simultaneously. Program suspend allows system software to suspend the program command in order to read from any other block. Erase suspend allows system software to suspend the block erase command in order to read from or program data to any other block.

The Smart 3 Advanced Boot Block flash memory is also designed with an Automatic Power Savings (APS) feature which minimizes system current drain, allowing for very low power designs. This mode is entered immediately following the completion of a read cycle.

When the CE# and RP# pins are at V_{CC}, the I_{CC} CMOS standby mode is enabled. A deep powerdown mode is enabled when the RP# pin is at GND, minimizing power consumption and providing write protection. I_{CC} current in deep powerdown is 1 μ A typical (2.7V V_{CC}). A minimum reset time of t_{PHQV} is required from RP# switching high until outputs are valid to read attempts. With RP# at GND, the WSM is reset and Status Register is cleared. Section 3.5 contains additional information on using the deep powerdown feature, along with other power consumption issues.

The RP# pin provides additional protection against unwanted command writes that may occur during system reset and power-up/down sequences due to invalid system bus conditions (see Section 3.6).

Refer to the DC Characteristics Table, Sections 5.1 and 6.1, for complete current and voltage specifications. Refer to the AC Characteristics Table, Section 7.0, for read, program and erase performance specifications.

2.0 PRODUCT DESCRIPTION

This section explains device pin description and package pinouts.

PRELIMINARY

2.1 Package Pinouts

The Smart 3 Advanced Boot Block flash memory is available in 40-lead TSOP (see Figure 1) and 48-ball μ BGA packages (see Figures 2 and 3). In Figure 1, pin changes from one density to the next are circled. Both packages, 40-lead TSOP and 48-ball μ BGA package, are 8-bits wide and fully upgradeable across product densities (from 8 Mb to 16 Mb).




Figure 1. 40-Lead TSOP Package




Figure 2. 8-Mbit 48-Ball μ BGA* Chip Size Package




Figure 3. 16-Mbit 48-Ball μBGA^* Chip Size Package

SMART 3 ADVANCED BOOT BLOCK-BYTE-WIDE



The pin descriptions table details the usage of each device pin.

Table 2. 16-Mbit Smart 3 Advanced Boo	t Block Pin Descriptions
---------------------------------------	--------------------------

Symbol	Туре	Name and Function				
A ₀ -A ₂₀	INPUT	ADDRESS INPUTS for memory addresses. Addresses are internally latched during a program or erase cycle. 28F008B3: A[0-19], 28F016B3: A[0-20]				
DQ ₀ –DQ ₇	INPUT/OUTPUT	DATA INPUTS/OUTPUTS: Inputs array data on the second CE# and WE# cycle during a Program command. Inputs commands to the Command User Interface when CE# and WE# are active. Data is internally latched. Outputs array, Intelligent Identifier and Status Register data. The data pins float to tri-state when the chip is de-selected or the outputs are disabled.				
CE#	INPUT	CHIP ENABLE: Activates the internal control logic, input buffers, decoders and sense amplifiers. CE# is active low. CE# high de-selects the memory device and reduces power consumption to standby levels. If CE# and RP# are high, but not at a CMOS high level, the standby current will increase due to current flow through the CE# and RP# inputs.				
OE#	INPUT	OUTPUT ENABLE: Enables the device's outputs through the data buffers during an array or status register read. OE# is active low.				
WE#	INPUT	WRITE ENABLE: Controls writes to the Command Register and memory array. WE# is active low. Addresses and data are latched on the rising edge of the second WE# pulse.				
RP#	INPUT	RESET/DEEP POWER-DOWN: Uses two voltage levels (V _{IL} , V _{IH}) to control reset/deep power-down mode.				
		When RP# is at logic low, the device is in reset/deep power-down mode, which drives the outputs to High-Z, resets the Write State Machine, and draws minimum current.				
		When RP# is at logic high, the device is in standard operation . When RP# transitions from logic-low to logic-high, the device defaults to the read array mode.				
WP#	INPUT	WRITE PROTECT: Provides a method for locking and unlocking the two lockable parameter blocks.				
		When WP# is at logic low, the lockable blocks are locked, preventing program and erase operations to those blocks. If a program or erase operation is attempted on a locked block, SR.1 and either SR.4 [program] or SR.5 [erase] will be set to indicate the operation failed.				
		When WP# is at logic high, the lockable blocks are unlocked and can be programmed or erased.				
		See Section 3.3 for details on write protection.				

PRELIMINARY

Symbol	Туре	Name and Function
Vccq	INPUT	OUTPUT V_{CC}: Enables all outputs to be driven to $2.0V \pm 10\%$ while the V _{CC} is at 2.7V. When this mode is used, the V _{CC} should be regulated to 2.7V–2.85V to achieve lowest power operation (see Section 6.1: DC Characteristics: V _{CCQ} = 1.8V–2.2V).
		This input may be tied directly to V _{CC} (2.7V–3.6V).
		See the DC Characteristics for further details.
V _{CC}		DEVICE POWER SUPPLY: 2.7V-3.6V
V _{PP}		PROGRAM/ERASE POWER SUPPLY: For erasing memory array blocks or programming data in each block, a voltage of either 2.7V–3.6V or $12V \pm 5\%$ must be applied to this pin. When V _{PP} < V _{PPLK} all blocks are locked and protected against Program and Erase commands.
		Applying 11.4V–12.6V to V _{PP} can only be done for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. V _{PP} may be connected to 12V for a total of 80 hours maximum (see Section 3.4 for details).
GND		GROUND: For all internal circuitry. All ground inputs must be connected.
NC		NO CONNECT: Pin may be driven or left floating.

Table 2. 16-Mbit Smart 3 Advanced Boot Block Pin Descr	iptions (Continued)
--	---------------------

2.2 Block Organization

The Smart 3 Advanced Boot Block is an asymmetrically-blocked architecture that enables system integration of code and data within a single flash device. Each block can be erased independently of the others up to 10,000 times. For the address locations of each block, see the memory maps in Figure 4 (top boot blocking) and Figure 5 (bottom boot blocking).

2.2.1 PARAMETER BLOCKS

The Smart 3 Advanced Boot Block flash memory architecture includes parameter blocks to facilitate storage of frequently updated small parameters (e.g., data that would normally be stored in an EEPROM. By using software techniques, the byte-rewrite functionality of EEPROMs can be emulated. Each 8-/16-Mbit device contains eight parameter blocks of 8 Kbytes (8,192-bytes) each.

2.2.2 MAIN BLOCKS

After the parameter blocks, the remainder of the array is divided into equal size main blocks for data or code storage. Each 16-Mbit device contains thirty-one 64-Kbyte (65,536-byte) blocks. Each 8-Mbit device contains fifteen 64-Kbyte blocks.

SMART 3 ADVANCED BOOT BLOCK-BYTE-WIDE

intel®

PRELIMINARY

	Block		Block	Boot
1FFFFF	8-Kbyte Block 38	FFFFF	8-Kbyte Block	22
1FE000 1FDFFF 1FC000	8-Kbyte Block 37	FE000 FDFFF	8-Kbyte Block	21
1FC000 1FBFFF	8-Kbyte Block 36	FC000 FBFFF	8-Kbyte Block	20
1FA000 1F9FFF	8-Kbyte Block 35	FA000 F9FFF	8-Kbyte Block	19
1E8000 1F7FFF	8-Kbyte Block 34	F7FFF	8-Kbyte Block	19
1F6000 1F5FFF	8-Kbyte Block 33	F6000 F5FFF	8-Kbyte Block	17
1F4000 1F3FFF	8-Kbyte Block 32	F4000 F3FFF	8-Kbyte Block	16
1F2000 1F1FFF		F2000 F1FFF	8-Kbyte Block	
1F0000 1EFFFF		F0000 EFFFF	-	15
1E0000 1DFFFF	64-Kbyte Block 30	E0000 DFFFF	64-Kbyte Block	14
1D0000	64-Kbyte Block 29	D0000	64-Kbyte Block	13
1CFFFF 1C0000	64-Kbyte Block 28	CFFFF C0000 BFFFF	64-Kbyte Block	12
1BFFFF 1B0000	64-Kbyte Block 27	BFFFF B0000	64-Kbyte Block	11
1AFFFF	64-Kbyte Block 26	AFFFF	64-Kbyte Block	10
1A0000 19FFFF		A0000 9FFFF	64-Kbyte Block	
190000 18FFFF	. 20	90000 8FFFF		9
180000 17FFFF	64-Kbyte Block 24	80000 7FFFF	64-Kbyte Block	8
170000	64-Kbyte Block 23	70000 6FFFF	64-Kbyte Block	7
16FFFF 160000	64-Kbyte Block 22		64-Kbyte Block	6
15FFFF	64-Kbyte Block 21	60000 5FFFF	64-Kbyte Block	5
150000 14FFFF	C4 Khuta Black	50000 4FFFF	64-Kbyte Block	
140000 13FFFF	20	40000 3FFFF		4
130000 12FFFF	64-Kbyte Block 19	30000 2FFFF	64-Kbyte Block	3
120000	64-Kbyte Block 18	20000	64-Kbyte Block	2
11FFFF 110000	64-Kbyte Block 17	1FFFF 10000	64-Kbyte Block	1
110000 10FFFF	64-Kbyte Block 16	0FFFF 00000	64-Kbyte Block	0
100000 0FFFF	64-Kbyte Block 15			-
0F0000 0EFFFF	04 Kinda Dianta			
0E0000 0DFFFF				
0D0000 0CFFFF	64-Kbyte Block 13			
0C0000 0BFFFF	64-Kbyte Block 12			
080000	64-Kbyte Block 11			
OAFFF	64-Kbyte Block 10			
0A0000 09FFF	64-Kbyte Block 9			
090000 08FFFF	64-Kbyte Block 8			
080000 07FFFF	04 King Disch			
070000 06FFFF	64-Kbyte Block 7			
060000	64-Kbyte Block 6			
05FFFF 050000	64-Kbyte Block 5			
04FFFF	64-Kbyte Block 4			
040000 03FFFF	64-Kbyte Block 3			
030000 02FFFF				
020000 01FFFF				
010000	64-Kbyte Block 1			
00FFFF 000000	64-Kbyte Block 0			

Figure 4. 8-/16-Mbit Advanced Boot Block Byte-Wide Top Boot Memory Maps

-	16-Mbit Advanced Bo Block	-		
1FFFF 1F0000	64-Kbyte Block 38			
1F0000 1EFFFF 1E0000 1DFFFF	64-Kbyte Block 37]		
1DFFFF 1D0000	64-Kbyte Block 36]		
1CFFFF	64-Kbyte Block 35	-		
1C0000 1BFFFF	64-Kbyte Block 34	-		
1B0000 1AFFFF	64-Kbyte Block 33	-		
1A0000 19FFFF		-		
190000 18FFFF	Ad Khada Dhada	-		
180000 17FFFF	64-Kbyte Block 31	-		
170000 16FFFF	64-Kbyte Block 30	_		
160000	64-Kbyte Block 29			
15FFFF 150000	64-Kbyte Block 28			
14FFFF	C4 Khuta Blaak	-		
140000 13FFFF	04.141.15 Divit	4		
130000 12FFFF	64-Kbyte Block 26	_		
120000	64-Kbyte Block 25			
11FFFF 110000	64-Kbyte Block 24			
10FFFF	64-Kbyte Block 23			
100000 0FFFF	64-Kbyte Block 22	-	8-Mbit Advanced Boot	
0F0000 0EFFFF			Block	1
0E0000	64-Kbyte Block 21	FFFF F0000 EFFFF	64-Kbyte Block 22	
0DFFFF	64-Kbyte Block 20	ECCCC E0000 DFFFF	64-Kbyte Block 21	
0D0000 0CFFFF	64-Kbyte Block 19		64-Kbyte Block 20	
0C0000 0BFFFF	04 Khu ta Dhail	D0000 CFFFF C0000	64-Kbyte Block 19	
0B0000 0AFFFF		DEFFE	64-Kbyte Block 18	
0A0000 09FFFF	64-Kbyte Block 17	B0000 AFFFF	64-Kbyte Block 17	
090000	64-Kbyte Block 16		64-Kbyte Block 16	
08FFFF	64-Kbyte Block 15	90000 8FFFF		
080000 07FFFF	64-Kbyte Block 12	80000 7FFFF		
070000 06FFFF		70000 6FFFF		
060000 05FFFF		60000	64-Kbyte Block 13	
050000 04FFFF	64-Kbyte Block 12	5FFFF 50000 4FFFF	64-Kbyte Block 12	
040000 - 03FFFF	64-Kbyte Block 11		64-Kbyte Block 11	
	64-Kbyte Block 10	40000 3FFFF	C4 Khute Disels	
030000 02FFFF	64-Kbyte Block 9	30000 2FFFF		
020000 01FFFF		20000 1FFFF	64-Kbyte Block 9	
010000 00FFFF	64-Kbyte Block 8	10000 0FFFF	64-Kbyte Block 8	
00E000	8-Kbyte Block 7		8-Kbyte Block 7	
00DFFF 00C000	8-Kbyte Block 6	0E000 0DFFF	0 Khuta Blaak	
00BFFF	8-Kbyte Block 5	0C000 0BFFF		
00A000 009FFF		0A000 09FFF	8-Kbyte Block 5	
008000	8-Kbyte Block 4	08000	8-Kbyte Block 4	
007FFF 006000	8-Kbyte Block 3	07FFF	8-Kbyte Block 3	
005FFF 004000	8-Kbyte Block 2	06000 05FFF	8-Kbyte Block 2	1
003FFF	8-Kbyte Block 1	04000 03FFF	0 Khuta Disak	
002000 001FFF	9 Khuta Blaak	02000 01FFF	8-Kbyte Block 1	
	o-KDyle Block		8-Kbyte Block	1

Figure 5. 8-/16-Mbit Advanced Boot Block Byte-Wide Bottom Boot Memory Maps

3.0 PRINCIPLES OF OPERATION

Flash memory combines EEPROM functionality with in-circuit electrical program and erase capability. The Smart 3 Advanced Boot Block flash memory family utilizes a Command User Interface (CUI) and automated algorithms to simplify program and erase operations. The CUI allows for 100% CMOS-level control inputs, fixed power supplies during erasure and programming, and maximum EEPROM compatibility.

When $V_{PP} < V_{PPLK}$, the device will only execute the following commands successfully: Read Array, Read Status Register, Clear Status Register and Read Intelligent Identifier. The device provides standard EEPROM read, standby and output disable operations. Manufacturer identification and device identification data can be accessed through the CUI. In addition, 2.7V or 12V on V_{PP} allows program and erase of the device. All functions

associated with altering memory contents, namely program and erase, are accessible via the CUI. The internal Write State Machine (WSM) completely automates program and erase operations while the CUI signals the start of an operation and the status register reports status. The CUI handles the WE# interface to the data and address latches, as well as system status requests during WSM operation.

3.1 Bus Operation

Smart 3 Advanced Boot Block flash memory devices read, program and erase in-system via the local CPU or microcontroller. All bus cycles to or from the flash memory conform to standard microcontroller bus cycles. Four control pins dictate the data flow in and out of the flash component: CE#, OE#, WE# and RP#. These bus operations are summarized in Table 3.

Mode	Notes	RP#	CE#	OE#	WE#	WP#	A ₀	V _{PP}	DQ ₀₋₇
Read	1,2,3	V_{IH}	V _{IL}	V _{IL}	V _{IH}	Х	Х	Х	D _{OUT}
Output Disable	2	V _{IH}	V _{IL}	V _{IH}	V _{IH}	Х	Х	Х	High Z
Standby	2	V _{IH}	V _{IH}	Х	Х	Х	Х	Х	High Z
Deep Power-Down	2,9	V _{IL}	Х	Х	Х	Х	Х	Х	High Z
Intelligent Identifier (Mfr.)	2,4	V _{IH}	V _{IL}	V _{IL}	V _{IH}	Х	V _{IL}	Х	89 H
Intelligent Identifier (Dvc.)	2,4,5	V _{IH}	V _{IL}	V _{IL}	V _{IH}	Х	V _{IH}	Х	See Table 5
Write	2,6,7, 8	V _{IH}	V _{IL}	V _{IH}	V _{IL}	Х	Х	V _{PPH}	D _{IN}

Table 3. Bus Operations for Byte-Wide Mode

NOTES:

1. Refer to DC Characteristics.

2. X must be $V_{IL},\,V_{IH}$ for control pins and addresses, V_{PPLK} , V_{PPH1} or V_{PPH2} for $V_{PP}.$

3. See DC Characteristics for V_{PPLK}, V_{PPH1}, V_{PPH2} voltages.

4. Manufacturer and device codes may also be accessed via a CUI write sequence, A1-A20 = X

5. See Table 5 for device IDs.

6. Refer to Table 6 for valid D_{IN} during a write operation.

7. Command writes for block erase or byte program are only executed when VPP = VPPH1 or VPPH2.

8. To program or erase the lockable blocks, hold WP# at V_{IH} . See Section 3.3.

9. RP# must be at GND \pm 0.2V to meet the maximum deep power-down current specified.

PRELIMINARY

3.1.1 READ

The flash memory has three read modes available: read array, read identifier, and read status. These modes are accessible independent of the V_{PP} voltage. The appropriate read mode command must be issued to the CUI to enter the corresponding mode. Upon initial device power-up or after exit from deep power-down mode, the device automatically defaults to read array mode.

CE# and OE# must be driven active to obtain data at the outputs. CE# is the device selection control; when active it enables the flash memory device. OE# is the data output (DQ₀–DQ₇) control and it drives the selected memory data onto the I/O bus. For all read modes, WE# and RP# must be at V_{IH}. Figure 14 illustrates a read cycle.

3.1.2 OUTPUT DISABLE

With OE# at a logic-high level (V_{IH}), the device outputs are disabled. Output pins DQ₀-DQ₇ are placed in a high-impedance state.

3.1.3 STANDBY

Deselecting the device by bringing CE# to a logichigh level (V_{IH}) places the device in standby mode, which substantially reduces device power consumption. In standby, outputs DQ₀–DQ₇ are placed in a high-impedance state independent of OE#. If deselected during program or erase operation, the device continues to consume active power until the program or erase operation is complete.

3.1.4 DEEP POWER-DOWN/RESET

RP# at V_{IL} initiates the deep power-down mode, sometimes referred to as reset mode.

From read mode, RP# going low for time t_{PLPH} accomplishes the following:

- 1. deselects the memory
- 2. places output drivers in a high-impedance state

After return from power-down, a time t_{PHQV} is required until the initial memory access outputs are

valid. A delay (t_{PHWL} or t_{PHEL}) is required after return from power-down before a write sequence can be initiated. After this wake-up interval, normal operation is restored. The CUI resets to read array mode, and the status register is set to 80H (ready).

If RP# is taken low for time t_{PLPH} during a program or erase operation, the operation will be aborted and the memory contents at the aborted location are no longer valid. After returning from an aborted operation, time t_{PHQV} or t_{PHWL}/t_{PHEL} must be met before a read or write operation is initiated respectively.

3.1.5 WRITE

A write is any command that alters the contents of the memory array. There are two write commands: Program (40H) and Erase (20H). Writing either of these commands to the internal Command User Interface (CUI) initiates a sequence of internally-timed functions that culminate in the completion of the requested task (unless that operation is aborted by either RP# being driven to V_{IL} for of t_{PLRH} or an appropriate suspend command).

The Command User Interface does not occupy an addressable memory location. Instead, commands are written into the CUI using standard microprocessor write timings when WE# and CE# are low, $OE# = V_{IH}$, and the proper address and data (command) are presented. The command is latched on the rising edge of the first WE# or CE# pulse, whichever occurs first. Figure 15 illustrates a write operation.

Device operations are selected by writing specific commands into the CUI. Table 4 defines the available commands. Appendix B provides detailed information on moving between the different modes of operation.

3.2 Modes of Operation

The flash memory has three read modes and two write modes. The read modes are read array, read identifier, and read status. The write modes are program and block erase. Three additional mode (erase suspend to program, erase suspend to read and program suspend to read) are available only during suspended operations. These modes are



reached using the commands summarized in Table 4. A comprehensive chart showing the state transitions is in Appendix B.

3.2.1 READ ARRAY

When RP# transitions from V_{IL} (reset) to V_{IH}, the device will be in the read array mode and will respond to the read control inputs (CE#, address inputs, and OE#) without any commands being written to the CUI.

When the device is in the read array mode, four control signals must be controlled to obtain data at the outputs.

- WE# must be logic high (VIH)
- CE# must be logic low (VIL)
- OE# must be logic low (VIL)
- RP# must be logic high (VIH)

In addition, the address of the desired location must be applied to the address pins.

If the device is not in read array mode, as would be the case after a program or erase operation, the Read Array command (FFH) must be written to the CUI before array reads can take place.

Code	Device Mode	Description			
00	Invalid/ Reserved	Unassigned commands that should not be used. Intel reserves the right to redefine these codes for future functions.			
FF	Read Array	Places the device in read array mode, such that array data will be output on the data pins.			
40	Program Set-Up	This is a two-cycle command. The first cycle prepares the CUI for a program operation. The second cycle latches addresses and data information and initiates the WSM to execute the Program algorithm. The flash outputs status register data when CE# or OE# is toggled. A Read Array command is required after programming to read array data. See Section 3.2.4.			
10	Alternate Program Set-Up	(See 40H/Program Set-Up)			
20	Erase Set-Up	Prepares the CUI for the Erase Confirm command. If the next command is not an Erase Confirm command, then the CUI will (a) set both SR.4 and SR.5 of the status register to a "1," (b) place the device into the read status register mode, and (c) wait for another command. See Section 3.2.5.			
D0	Program Resume Erase Resume/ Erase Confirm	If the previous command was an Erase Set-Up command, then the CUI will close the address and data latches, and begin erasing the block indicated on the address pins. If a program or erase operation was previously suspended, this command will resume that operation. During program/erase, the device will respond only to the Read Status Register, Program Suspend/Erase Suspend commands and will output status register data when CE# or OE# is toggled.			

Table 4. Command Codes and Descriptions

PRELIMINARY

Code	Device Mode	Description
BO	Program Suspend Erase Suspend	Issuing this command will begin to suspend the currently executing program/erase operation. The status register will indicate when the operation has been successfully suspended by setting either the program suspend (SR.2) or erase suspend (SR.6) and the WSM Status bit (SR.7) to a "1" (ready). The WSM will continue to idle in the SUSPEND state, regardless of the state of all input control pins except RP#, which will immediately shut down the WSM and the remainder of the chip if it is driven to V _{IL} . See Sections 3.2.4.1 and 3.2.5.1.
70	Read Status Register	This command places the device into read status register mode. Reading the device will output the contents of the status register, regardless of the address presented to the device. The device automatically enters this mode after a program or erase operation has been initiated. See Section 3.2.3.
50	Clear Status Register	The WSM can set the Block Lock Status (SR.1) , V _{PP} Status (SR.3), Program Status (SR.4), and Erase Status (SR.5) bits in the status register to "1," but it cannot clear them to "0." Issuing this command clears those bits to "0."
90	Intelligent Identifier	Puts the device into the intelligent identifier read mode, so that reading the device will output the manufacturer and device codes ($A_0 = 0$ for manufacturer,
		$A_0 = 1$ for device, all other address inputs are ignored). See Section 3.2.2.

Table 4. Command Codes and Descriptions (Continued)

NOTE:

See Appendix B for mode transition information.

3.2.2 READ INTELLIGENT IDENTIFIER

To read the manufacturer and device codes, the device must be in read intelligent identifier mode, which can be reached by writing the Intelligent Identifier command (90H). Once in intelligent identifier mode, $A_0 = 0$ outputs the manufacturer's identification code and $A_0 = 1$ outputs the device code. See Table 5 for product signatures. To return to read array mode, write the Read Array command (FFH).

		Device ID				
Size	Mfr. ID	-T (Top Boot)	-B (Bottom Boot)			
8-Mbit	89H	D2H	D3H			
16-Mbit	89H	D0H	D1H			

Table 5. Intelligent Identifier Table

3.2.3 READ STATUS REGISTER

The device status register indicates when a program or erase operation is complete, and the success or failure of that operation. To read the status register issue the Read Status Register (70H) command to the CUI. This causes all subsequent read operations to output data from the status register until another command is written to the CUI. To return to reading from the array, issue the Read Array (FFH) command.

The status register bits are output on DQ₀-DQ₇.

The contents of the status register are latched on the falling edge of OE# or CE#. This prevents possible bus errors which might occur if status register contents change while being read. CE# or OE# must be toggled with each subsequent status read, or the status register will not indicate completion of a program or erase operation.

When the WSM is active, bit 7 (SR.7) of the status register will indicate the status of the WSM; the remaining bits in the status register indicate whether or not the WSM was successful in performing the desired operation (see Table 7).

3.2.3.1 Clearing the Status Register

The WSM sets status bits 1 through 7 to "1," and clears bits 2, 6 and 7 to "0," but cannot clear status bits 1 or 3 through 5 to "0." Because bits 1, 3, 4, and 5 indicate various error conditions, these bits can only be cleared by the controlling CPU through the use of the Clear Status Register (50H) command. By allowing the system software to control the resetting of these bits, several operations may be performed (such as cumulatively programming several addresses or erasing multiple blocks in sequence) before reading the status register to determine if an error occurred during that series. Clear the Status Register before beginning another command or sequence. Note, again, that the Read Array command must be issued before data can be read from the memory array.

3.2.4 PROGRAM MODE

Programming is executed using a two-write sequence. The Program Setup command (40H) is written to the CUI followed by a second write which specifies the address and data to be programmed. The WSM will execute the following sequence of internally timed events:

- 1. Program the desired bits of the addressed memory.
- 2. Verify that the desired bits are sufficiently programmed.

Programming of the memory results in specific bits within an address location being changed to a "0." If the user attempts to program "1"s, there will be no change of the memory cell contents and no error occurs.

The status register indicates programming status: while the program sequence is executing, bit 7 of the status register is a "0." The status register can be polled by toggling either CE# or OE#. While programming, the only valid commands are Read Status Register, Program Suspend, and Program Resume. When programming is complete, the Program Status bits should be checked. If the programming operation was unsuccessful, bit SR.4 of the status register is set to indicate a program failure. If SR.3 is set then V_{PP} was not within acceptable limits, and the WSM did not execute the program command. If SR.1 is set, a program operation was attempted to a locked block and the operation was aborted.

The status register should be cleared before attempting the next operation. Any CUI instruction can follow after programming is completed; however, to prevent inadvertent status register reads, be sure to reset the CUI to read array mode.

3.2.4.1 Suspending and Resuming Program

The Program Suspend command allows program suspension in order to read data in other locations of memory. Once the programming process starts, writing the Program Suspend command to the CUI requests that the WSM suspend the program sequence (at predetermined points in the program algorithm). The device continues to output status register data after the Program Suspend command is written. Polling status register bits SR.7 and SR.2 will determine when the program operation has been suspended (both will be set to "1"). twhree the the the trongram suspend latency.

A Read Array command can now be written to the CUI to read data from blocks other than that which is suspended. The only other valid commands, while program is suspended, are Read Status Register and Program Resume. After the Program Resume command is written to the flash memory, the WSM will continue with the program process and status register bits SR.2 and SR.7 will automatically be cleared. After the Program Resume command is written, the device automatically outputs status register data when read (see Figure 7, Program Suspend/Resume Flowchart). V_{PP} must remain at the same V_{PP} level used for program while in program suspend mode. RP# must also remain at V_{IH} .

3.2.4.2 V_{PP} Supply Voltage during Program

 V_{PP} supply voltage considerations are outlined in Section 3.4.

PRELIMINARY

3.2.5 ERASE MODE

To erase a block, write the Erase Set-up and Erase Confirm commands to the CUI, along with an address identifying the block to be erased. This address is latched internally when the Erase Confirm command is issued. Block erasure results in all bits within the block being set to "1." Only one block can be erased at a time.

The WSM will execute the following sequence of internally timed events to:

- 1. Program all bits within the block to "0."
- 2. Verify that all bits within the block are sufficiently programmed to "0."
- 3. Erase all bits within the block to "1."
- 4. Verify that all bits within the block are sufficiently erased.

While the erase sequence is executing, bit 7 of the status register is a "0."

When the status register indicates that erasure is complete, check the Erase Status bit to verify that the erase operation was successful. If the Erase operation was unsuccessful, SR.5 of the status register will be set to a "1," indicating an erase error. If V_{PP} was not within acceptable limits after the Erase Confirm command was issued, the WSM will not execute the erase sequence; instead, SR.5 of the status register is set to indicate an erase error, and SR.3 is set to a "1" to identify that V_{PP} supply voltage was not within acceptable limits.

After an erase operation, clear the Status Register (50H) before attempting the next operation. Any CUI instruction can follow after erasure is completed; however, to prevent inadvertent status register reads, it is advisable to reset the flash to read array after the erase is complete.

3.2.5.1 Suspending and Resuming Erase

Since an erase operation requires on the order of seconds to complete, an Erase Suspend command is provided to allow erase-sequence interruption in order to read data from or program data to another block in memory. Once the erase sequence is started, writing the Erase Suspend command to the CUI requests that the WSM pause the erase sequence at a predetermined point in the erase algorithm. The status register will indicate if/when the erase operation has been suspended.

A Read Array/Program command can now be written to the CUI in order to read/write data from/to blocks other than that which is suspended. The Program command can subsequently be suspended to read yet another array location. The only valid commands while erase is suspended are Erase Resume, Program, Program Resume, Read Array, or Read Status Register.

During erase suspend mode, the chip can be placed in a pseudo-standby mode by taking CE# to V_{IH} . This reduces active current consumption.

Erase Resume continues the erase sequence when CE# = V_{IL} . As with the end of a standard erase operation, the status register must be read and cleared before the next instruction is issued.

3.2.5.2 V_{PP} Supply Voltage during Erase

 V_PP supply voltage considerations are outlined in Section 3.4.

SMART 3 ADVANCED BOOT BLOCK-BYTE-WIDE

intel®

Table 6. Command Bus Definitions

		First Bus Cycle			Second Bus Cycle		
Command	Notes	Oper	Addr	Data	Oper	Addr	Data
Read Array	5	Write	Х	FFH			
Intelligent Identifier	2,3,5	Write	Х	90H	Read	IA	ID
Read Status Register	5	Write	х	70H	Read	Х	SRD
Clear Status Register	5	Write	х	50H			
Write (Program)	4,5	Write	х	40H	Write	PA	PD
Alternate Write (Program)	4,5	Write	х	10H	Write	PA	PD
Block Erase/Confirm	5	Write	Х	20H	Write	BA	D0H
Program/Erase Suspend	5	Write	Х	B0H			
Program/Erase Resume	5	Write	Х	D0H			

ADDRESS

BA = Block Address

IA = Identifier Address

PA = Program Address

X = Don't Care

NOTES:

1. Bus operations are defined in Table 3.

2. $A_0 = 0$ for manufacturer code, $A_0 = 1$ for device code.

3. Following the Intelligent Identifier command, two read operations access manufacturer and device codes.

4. Either 40H or 10H command is valid.

DATA

SRD = Status Register Data ID = Identifier Data PD = Program Data

PRELIMINARY


int_{el}.

Table 7. Status Register Bit Definition

	Table 7. Status Register Bit Definition								
WSMS	ESS	ES	PS	VPPS	PSS	BLS	R		
7	6	5	4	3	2	1	0		
					NOT	TES:			
1	E STATE MA = Ready = Busy	CHINE STAT	JS (WSMS)	Byte Progra	Check Write State Machine bit first to determine Byte Program or Block Erase completion, before checking Program or Erase Status bits.				
1	ASE-SUSPEN = Erase Susp = Erase In Pro	ènded	,	execution a "1." ESS bit	nd sets both \	issued, WSM WSMS and ES to "1" until an I ued.	SS bits to		
1	ASE STATUS = Error In Bloo = Successful I	k Erasure		When this bit is set to "1," WSM has applied the max. number of erase pulses to the block and is still unable to verify successful block erasure.					
1	DGRAM STAT = Error in Byte = Successful I	Program		When this bit is set to "1," WSM has attempted but failed to program a byte.					
1	STATUS (VP = V _{PP} Low De = V _{PP} OK		n Abort	indication o level only a sequences system if V is also chec the WSM. T	f V _{PP} level. The fter the Progra have been en PP has not bee ked before the The V _{PP} Status	not provide con ne WSM interra am or Erase co tered, and info en switched or e operation is s bit is not gua between V _{PPI}	ogates V _{PP} ommand orms the n. The V _{PP} verified by iranteed to		
SR.2 = PROGRAM SUSPEND STATUS (PSS) 1 = Program Suspended 0 = Program in Progress/Completed				When Program Suspend is issued, WSM halts execution and sets both WSMS and PSS bits to "1." PSS bit remains set to "1" until a Program Resume command is issued.					
SR.1 = Block Lock Status 1 = Program/Erase attempted on locked block; Operation aborted 0 = No operation to locked blocks				one of the le WSM. The	ocked blocks, operation spe	eration is atten this bit is set l cified is aborte d status mode.	by the ad and the		
	SERVED FOR NHANCEMEN					or future use a ing the Status			

SMART 3 ADVANCED BOOT BLOCK-BYTE-WIDE





	Bus Operation	Command	Comments
Write 40H	Write	Program Setup	Data = 40H
	Write	Program	Data = Data to Program Addr = Location to Program
Program Address/Data	Read		Status Register Data Toggl CE# or OE# to Update Stat Register Data
Read Status Register	Standby		Check SR.7 1 = WSM Ready 0 = WSM Busy
No	Repeat for subsequen	t programming operation	ons.
SR.7 = 1?	SR Full Status Check program operations.	can be done after each	program or after a sequence
Full Status Check if Desired	Write FFH after the las	t program operation to	reset device to read array mo
Program Complete			
ILL STATUS CHECK PROCEDURE			
	Bus Operation	Command	Comments
Read Status Register	Bus Operation Standby	Command	Comments Check SR.3 1 = V _{pp} Low Detect
Read Status Register Data (See Above)	Standby	Command	Check SR.3
	Error	Command	Check SR.3 1 = V _{pp} Low Detect Check SR.4




Figure 6. Automated Byte Programming Flowchart

SMART 3 ADVANCED BOOT BLOCK-BYTE-WIDE




Figure 7. Program Suspend/Resume Flowchart

SMART 3 ADVANCED BOOT BLOCK-BYTE-WIDE






Figure 8. Automated Block Erase Flowchart

PRELIMINARY

SMART 3 ADVANCED BOOT BLOCK-BYTE-WIDE




Figure 9. Erase Suspend/Resume Flowchart

3.3 Block Locking

The Smart 3 Advanced Boot Block flash memory architecture features two hardware-lockable parameter blocks so that the kernel code for the system can be kept secure while other parameter blocks are programmed or erased as necessary.

3.3.1 V_{PP} = V_{IL} FOR COMPLETE PROTECTION

The V_{PP} programming voltage can be held low for complete write protection of all blocks in the flash device. When V_{PP} is below V_{PPLK}, any program or erase operation will result in a error, prompting the corresponding Status Register bit (SR.3) to be set.

3.3.2 WP# = VIL FOR BLOCK LOCKING

The lockable blocks are locked when WP# = V_{IL}; any program or erase operation to a locked block will result in an error, which will be reflected in the status register. For top configuration, the top two parameter blocks (blocks #37 and #38 for the 16-Mbit, and blocks #21 and #22 for the 8-Mbit) are lockable. For the bottom configuration, the bottom two parameter blocks (blocks #0 and #1 for 8-/16-Mbit) are lockable. Unlocked blocks can be programmed or erased normally (unless V_{PP} is below V_{PPLK}).

3.3.3 WP# = V_{IH} FOR BLOCK UNLOCKING

WP# = V_{IH} unlocks all lockable blocks.

These blocks can now be programmed or erased.

Note that RP# does not override WP# locking as in previous Boot Block devices. WP# controls all block locking and V_{PP} provides protection against spurious writes. Table 8 defines the write protection methods.

3.4 V_{PP} Program and Erase Voltages

Intel's Smart 3 products provide in-system programming and erase at 2.7V–3.6V V_{PP}. For customers requiring fast programming in their manufacturing environment, Smart 3 Advanced Boot Block includes an additional low-cost, backward-compatible 12V programming feature.

The 12V V_{PP} mode enhances programming performance during the short period of time typically found in manufacturing processes; however, it is not intended for extended use. 12V may be applied to V_{PP} during program and erase operations for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. V_{PP} may be connected to 12V for a total of 80 hours maximum. Stressing the device beyond these limits may cause permanent damage.

<u> </u>							
V _{PP}	WP#	RP#	Write Protection Provided				
Х	Х	V _{IL}	All Blocks Locked				
V _{IL}	Х	V _{IH}	All Blocks Locked				
$\geq V_{PPLK}$	V _{IL}	V _{IH}	Lockable Blocks Locked				
$\geq V_{PPLK}$	V _{IH}	V _{IH}	All Blocks Unlocked				

Table 8. Write Protection Truth Table for Advanced Boot Block Flash Memory Family

3.5 Power Consumption

While in operation, the flash device consumes active power. However, Intel flash devices have a three-tiered approach to power savings that can significantly reduce overall system power consumption. The Automatic Power Savings (APS) feature reduces power consumption when the device is idle. If the CE# is deasserted, the flash enters its standby mode, where current consumption is even lower. If RP# = V_{IL} the flash enters a deep power-down mode, where current is at a minimum. The combination of these features can minimize overall system power consumption, and therefore, overall system power consumption.

3.5.1 ACTIVE POWER

With CE# at a logic-low level and RP# at a logichigh level, the device is in the active mode. Refer to the DC Characteristics tables for I_{CC} current values. Active power is the largest contributor to overall system power consumption. Minimizing the active current could have a profound effect on system power consumption, especially for battery-operated devices.

PRELIMINARY

3.5.2 AUTOMATIC POWER SAVINGS (APS)

Automatic Power Savings provides low-power operation during active mode. Power Reduction Control (PRC) circuitry allows the flash to put itself into a low current state when not being accessed. After data is read from the memory array, PRC logic controls the device's power consumption by entering the APS mode where typical I_{CC} current is comparable to I_{CCS} . The flash stays in this static state with outputs valid until a new location is read.

APS reduces active current to standby current levels for 2.7V–3.6V CMOS input levels.

3.5.3 STANDBY POWER

With CE# at a logic-high level (V_{IH}) and the CUI in read mode, the flash memory is in standby mode, which disables much of the device's circuitry and substantially reduces power consumption. Outputs (DQ_0-DQ_7) are placed in a high-impedance state independent of the status of the OE# signal. If CE# transitions to a logic-high level during erase or program operations, the device will continue to perform the operation and consume corresponding active power until the operation is completed.

System engineers should analyze the breakdown of standby time versus active time and quantify the respective power consumption in each mode for their specific application. This will provide a more accurate measure of application-specific power and energy requirements.

3.5.4 DEEP POWER-DOWN MODE

The deep power-down mode of the Smart 3 Advanced Boot Block products switches the device into a low power savings mode, which is especially important for battery-based devices. This mode is activated when RP# = V_{IL}. (GND \pm 0.2V).

During read modes, RP# going low de-selects the memory and places the output drivers in a high impedance state. Recovery from the deep power-down state, requires a minimum time equal to t_{PHQV} (see AC Characteristics table).

During program or erase modes, RP# transitioning low will abort the operation, but the memory contents of the address being programmed or the block being erased are no longer valid as the data integrity has been compromised by the abort.

PRELIMINARY

During deep power-down, all internal circuits are switched to a low power savings mode (RP# transitioning to V_{IL} or turning off power to the device clears the status register).

3.6 Power-Up/Down Operation

The device is protected against accidental block erasure or programming during power transitions. Power supply sequencing is not required, since the device is indifferent as to which power supply, V_{PP} or V_{CC} , powers-up first.

3.6.1 RP# CONNECTED TO SYSTEM RESET

The use of RP# during system reset is important with automated program/erase devices since the system expects to read from the flash memory when it comes out of reset. If a CPU reset occurs without a flash memory reset, proper CPU initialization will not occur because the flash memory may be providing status information instead of array data. Intel recommends connecting RP# to the system CPU RESET# signal to allow proper CPU/flash initialization following system reset.

System designers must guard against spurious writes when V_{CC} voltages are above V_{LKO} and V_{PP} is active. Since both WE# and CE# must be low for a command write, driving either signal to V_{IH} will inhibit writes to the device. The CUI architecture provides additional protection since alteration of memory contents can only occur after successful completion of the two-step command sequences. The device is also disabled until RP# is brought to V_{IH} , regardless of the state of its control inputs. By holding the device in reset (RP# connected to system PowerGood) during power-up/down, invalid bus conditions during power-up can be masked, providing yet another level of memory protection.

3.6.2 V_{CC}, V_{PP} AND RP# TRANSITIONS

The CUI latches commands as issued by system software and is not altered by V_{PP} or CE# transitions or WSM actions. Its default state upon power-up, after exit from deep power-down mode or after V_{CC} transitions above V_{LKO} (Lockout voltage), is read array mode.



After any program or block erase operation is complete (even after V_{PP} transitions down to V_{PPLK}), the CUI must be reset to read array mode via the Read Array command if access to the flash memory array is desired.

Refer to AP-617 Additional Flash Data Protection Using V_{PP} , RP#, and WP# for a circuit-level description of how to implement the protection schemes discussed in Section 3.5.

3.7 Power Supply Decoupling

Flash memory's power switching characteristics require careful device decoupling. System designers should consider three supply current issues:

- 1. Standby current levels (I_{CCS})
- 2. Active current levels (I_{CCR})
- 3. Transient peaks produced by falling and rising edges of CE#.

Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress these transient voltage peaks. Each flash device should have a 0.1 μF ceramic capacitor connected between each V_{CC} and GND, and between its V_{PP} and GND. These high-frequency, inherently low-inductance capacitors should be placed as close as possible to the package leads.

3.7.1 VPP TRACE ON PRINTED CIRCUIT BOARDS

Designing for in-system writes to the flash memory requires special consideration of the V_{PP} power supply trace by the printed circuit board designer. The V_{PP} pin supplies the flash memory cells current for programming and erasing. V_{PP} trace widths and layout should be similar to that of V_{CC}. Adequate V_{PP} supply traces, and decoupling capacitors placed adjacent to the component, will decrease spikes and overshoots.

PRELIMINARY

4.0 ABSOLUTE MAXIMUM RATINGS*

Extended operating reinperature
During Read –40°C to +85°C
During Block Erase and Program–40°C to +85°C
Temperature Under Bias40°C to +85°C
Storage Temperature65°C to +125°C
Voltage on Any Pin (except V _{CC} , V _{CCQ} and V _{PP}) with Respect to GND0.5V to +5.0V ¹
VPP Voltage (for Block Erase and Program) with Respect to GND0.5V to +13.5V ^{1,2,4}
V _{CC} and V _{CCQ} Supply Voltage with Respect to GND0.2V to +5.0V ¹
Output Short Circuit Current 100 mA ³

NOTICE: This datasheet contains preliminary information on products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest datasheet before finalizing a design.

* WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may effect device reliability.

NOTES:

- 1. Minimum DC voltage is –0.5V on input/output pins. During transitions, this level may undershoot to –2.0V for periods < 20 ns. Maximum DC voltage on input/output pins is V_{CC} + 0.5V which, during transitions, may overshoot to V_{CC} + 2.0V for periods < 20 ns.
- 2. Maximum DC voltage on $V_{\rm PP}$ may overshoot to +14.0V for periods < 20 ns.
- 3. Output shorted for no more than one second. No more than one output shorted at a time.
- 4. V_{PP} Program voltage is normally 2.7V–3.6V. Connection to supply of 11.4V–12.6V can only be done for 1000 cycles on the main blocks and 2500 cycles on the parameter blocks during program/erase. V_{PP} may be connected to 12V for a total of 80 hours maximum. See Section 3.4 for details.

5.0 OPERATING CONDITIONS (V_{CCQ} = 2.7V–3.6V)

Table 9. Temperature and Voltage Operating Conditions⁴

Symbol	Parameter	Notes	Min	Max	Units
T _A	Operating Temperature		-40	+85	°C
V _{CC}	2.7V–3.6V V _{CC} Supply Voltage	1,4	2.7	3.6	Volts
V _{CCQ}	2.7V–3.6V I/O Supply Voltage	1,2,4	2.7	3.6	Volts
V _{PP1}	Program and Erase Voltage	4	2.7	3.6	Volts
V _{PP2}		3	11.4	12.6	Volts
Cycling	Block Erase Cycling	5	10,000		Cycles

NOTES:

1. See DC Characteristics tables for voltage range-specific specifications.

2. The voltage swing on the inputs, V_{IN} is required to match $V_{\text{CCQ}}.$

 Applying V_{PP} = 11.4V–12.6V during a program/erase can only be done for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. V_{PP} may be connected to 12V for a total of 80 hours maximum. See section 3.4 for details.

4. $V_{CC},\,V_{CCQ}$ and V_{PP1} must share the same supply when all three are between 2.7V and 3.6V.

5. For operating temperatures of -25°C- +85°C the device is projected to have a minimum block erase cycling of 10,000 to 30,000 cycles.

SMART 3 ADVANCED BOOT BLOCK-BYTE-WIDE



Sym	Parameter	Notes	V _{CC} = 2	V _{CC} = 2.7V–3.6V		Test Conditions
			Тур	Max		
ILI	Input Load Current	1		± 1.0	μA	$V_{CC} = V_{CC}Max = V_{CCQ}Max$ $V_{IN} = V_{CCQ} \text{ or GND}$
I _{LO}	Output Leakage Current	1		± 10	μA	$V_{CC} = V_{CC}Max = V_{CCQ}Max$ $V_{IN} = V_{CCQ} \text{ or GND}$
I _{CCS}	V _{CC} Standby Current	1,7	20	50	μA	$\label{eq:cmostress} \begin{array}{l} \textbf{CMOS INPUTS} \\ \textbf{V}_{CC} = \textbf{V}_{CC} \textbf{Max} = \textbf{V}_{CCQ} \textbf{Max} \\ \textbf{CE\# = RP\# = V}_{CCQ} \end{array}$
I _{CCD}	V _{CC} Deep Power-Down Current	1,7	1	10	μA	$\label{eq:cmostress} \begin{array}{l} \textbf{CMOS INPUTS} \\ \textbf{V}_{CC} = \textbf{V}_{CC} \textbf{Max} = \textbf{V}_{CCQ} \textbf{Max} \\ \textbf{V}_{IN} = \textbf{V}_{CCQ} \text{ or GND} \\ \textbf{RP\#} = \textbf{GND} \pm 0.2 \textbf{V} \end{array}$
I _{CCR}	V _{CC} Read Current	1,5,7	10	20	mA	$\label{eq:constraint} \begin{array}{l} \textbf{CMOS INPUTS} \\ \textbf{V}_{CC} = \textbf{V}_{CC} \textbf{Max} = \textbf{V}_{CCQ} \textbf{Max} \\ \textbf{OE\#} = \textbf{V}_{IH}, \textbf{CE\#} = \textbf{V}_{IL} \\ \textbf{f} = 5 \ \textbf{MHz}, \\ \textbf{I}_{OUT} = 0 \ \textbf{mA} \\ \textbf{Inputs} = \textbf{V}_{IL} \ \textbf{or} \ \textbf{V}_{IH} \end{array}$
I _{CCW}	V _{CC} Program Current	1,4,7	8	20	mA	V _{PP} = V _{PPH1} (3V) Program in Progress
			8	20	mA	V _{PP} = V _{PPH2} (12V) Program in Progress
I _{CCE}	V _{CC} Erase Current	1,4,7	8	20	mA	V _{PP} = V _{PPH1} (3V) Erase in Progress
			8	20	mA	V _{PP} = V _{PPH2} (12V) Erase in Progress
I _{CCES}	V _{CC} Erase Suspend Current	1,2,4,7	20	50	μΑ	CE# = V _{IH} Erase Suspend in Progress
I _{ccws}	V _{CC} Program Suspend Current	1,2,4,7	20	50	μA	CE# = V _{IH} Program Suspend in Progress
I _{PPD}	V _{PP} Deep Power-Down Current	1	0.2	5	μA	RP# = GND ± 0.2V
I _{PPR}	V _{PP} Read Current	1	2	±50	μA	$V_{PP} \le V_{CC}$

5.1 DC Characteristics: V_{CCQ} = 2.7V–3.6V Table 10. DC Characteristics

PRELIMINARY

int_{el}.

SMART 3 ADVANCED BOOT BLOCK-BYTE-WIDE

Sym	Parameter	Notes	V _{CC} = 2.	$V_{CC} = 2.7V - 3.6V$		Test Conditions		
			Тур	Max				
I _{PPW}	V _{PP} Program Current	1,4	15	40	mA	V _{PP} = V _{PPH1} (3V) Program in Progress		
			10	25	mA	V _{PP} = V _{PPH2} (12V) Program in Progress		
I _{PPE}	V _{PP} Erase Current	1,4	13	25	mA	V _{PP} = V _{PPH1} (3V) Erase in Progress		
			8	25	mA	V _{PP} = V _{PPH2} (12V) Erase in Progress		
I _{PPES}	V _{PP} Erase Suspend Current	1,4	50	200	μΑ	V _{PP} = V _{PPH1} or V _{PPH2} Erase Suspend in Progress		
I _{PPWS}	V _{PP} Program Suspend Current	1,4	50	200	μΑ	V _{PP} = V _{PPH1} or V _{PPH2} Program Suspend in Progress		

Table 10. DC Characteristics (Continued)

Sym	Parameter	Notes	$V_{CC} = 2.7V - 3.6V$		Unit	Test Conditions		
			Min	Мах				
V _{IL}	Input Low Voltage		-0.4	0.4	V			
V _{IH}	Input High Voltage		Vccq - 0.4V		V			
V _{OL}	Output Low Voltage			0.10	V	$V_{CC} = V_{CC}Min = V_{CC}Min$ $I_{OL} = 100 \ \mu A$		
V _{OH}	Output High Voltage		Vccq - 0.1V		V	$V_{CC} = V_{CC}Min = V_{CC}Min$ $I_{OH} = -100 \ \mu A$		
V _{PPLK}	V _{PP} Lock-Out Voltage	3	1.5		V	Complete Write Protection		
V _{PPH1}	V _{PP} during Prog/Erase Operations	3	2.7	3.6	V			
V _{PPH2}		3,6	11.4	12.6	V			
V _{LKO}	V _{CC} Program/Erase Lock Voltage		1.5		V			
V_{LKO2}	V _{CCQ} Program/Erase Lock Voltage		1.2		V			

Table 10. DC Characteristics (Continued)

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at nominal V_{CC} , $T_A = +25^{\circ}C$.

2. I_{CCES} and I_{CCWS} are specified with device de-selected. If device is read while in erase suspend, current draw is bcR. If the device is read while in program suspend, current draw is I_{CCR}.

3. Erase and Program are inhibited when $V_{PP} < V_{PPLK}$ and not guaranteed outside the valid V_{PP} ranges of V_{PPH1} and V_{PPH2} .

4. Sampled, not 100% tested.

5. Automatic Power Savings (APS) reduces I_{CCR} to approximately standby levels in static operation (CMOS inputs).

 Applying V_{PP} = 11.4V–12.6V during program/erase can only be done for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. V_{PP} may be connected to 12V for a total of 80 hours maximum. See Section 3.4 for details.

7. Includes the sum of V_{CC} and V_{CCQ} current.


Table 11. Capacitance ($T_A = 25^{\circ}C$, f = 1 MHz)

Sym	Parameter	Notes	Тур	Max	Units	Conditions
CIN	Input Capacitance	1	6	8	pF	$V_{IN} = 0V$
C _{OUT}	Output Capacitance	1	10	12	pF	V _{OUT} = 0V

NOTE:

1. Sampled, not 100% tested.

SMART 3 ADVANCED BOOT BLOCK-BYTE-WIDE



AC test inputs are driven at V_{CCQ} for a logic "1" and 0.0V for a logic "0." Input timing begins, and output timing ends, at $V_{CCQ}/2$. Input rise and fall times (10%–90%) <10 ns. Worst case speed conditions are when $V_{CCQ}=2.7V$.






Figure 11. Test Configuration

Test Configuration Component Values for Worst Case Speed Conditions

Test Configuration	C∟(pF)	R 1 (Ω)	R ₂ (Ω)
2.7V Standard Test	50	25K	25K

Symbol	Parameter	Notes	Min	Max	Units	
T _A	Operating Temperature		-40	+85	°C	
V _{CC1}	2.7V–2.85V V _{CC} Supply Voltage	1	2.7	2.85	Volts	
V _{CC2}	2.7V–3.3V V _{CC} Supply Voltage	1	2.7	3.3	Volts	
V _{CCQ}	1.8V–2.2V I/O Supply Voltage	1,4	1.8	2.2	Volts	
V _{PP1}	Program and Erase Voltage	1	2.7	2.85	Volts	
V _{PP2}		1	2.7	3.3	Volts	
V _{PP3}		1,2	11.4	12.6	Volts	
Cycling	Block Erase Cycling	3	10,000		Cycles	

6.0 OPERATING CONDITIONS ($V_{CCQ} = 1.8V - 2.2V$)

Table 12. Temperature and V_{CC} Operating Conditions

NOTES:

1. See DC Characteristics tables for voltage range-specific specifications.

 Applying V_{PP} = 11.4V–12.6V during program/erase can only be done for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter. V_{PP} may be connected to 12V for a total of 80 hours maximum. See Section 3.4 for details.

3. For operating temperatures of -25°C- +85°C the device is projected to have a minimum block erase cycling of 10,000 to 30,000 cycles.

4. The voltage swing on the inputs, V_{IN} is required to match $V_{\text{CCQ}}.$

6.1 DC Characteristics: V_{CCQ} = 1.8V–2.2V

These tables are valid for the following power supply combinations only:

- 1. V_{CC1} and V_{CCQ} and (V_{PP1} or V_{PP3})
- 2. V_{CC2} and V_{CCQ} and (V_{PP2} or V_{PP3})

Wherever the input voltage V_{IN} is mentioned, it is required that V_{IN} matches the chosen V_{CCQ} .

PRELIMINARY

Sym	Parameter	Notes	V _{CC1} : 2.7V–2.85V V _{CC2} : 2.7V–3.3V		Unit	Test Conditions	
			Тур	Мах			
I _{LI}	Input Load Current	1		± 1.0	μA	$V_{CC} = V_{CC}Max$ $V_{CCQ} = V_{CCQ}Max$ $V_{IN} = V_{CCQ} \text{ or } GND$	
I _{LO}	Output Leakage Current	1		± 10	μA	$V_{CC} = V_{CC} Max$ $V_{CCQ} = V_{CCQ} Max$ $V_{IN} = V_{CCQ} \text{ or } GND$	
I _{CCS}	V _{CC} Standby Current	1,7	20	50	μA	CMOS INPUTS	
						$V_{CC} = V_{CC1} Max (2.7V-2.85V)$ $V_{CCQ} = V_{CCQ} Max$ $CE\# = RP\# = V_{CCQ}$	
			150	250	μA	CMOS INPUTS	
						$V_{CC} = V_{CC2} Max (2.7V-3.3V)$ $V_{CCQ} = V_{CCQ} Max$	
						CE# = RP# = V _{CCQ}	
I _{CCD}	V _{CC} Deep Power-Down Current	1,7	1	10	μA	CMOS INPUTS $V_{CC} = V_{CC}Max (V_{CC1} \text{ or } V_{CC2})$ $V_{CCQ} = V_{CCQ}Max$ $V_{IN} = V_{CCQ} \text{ or } GND$ $RP# = GND \pm 0.2V$	
I _{CCR}	V _{CC} Read Current	1,5,7	8	18	mA	$\label{eq:cmostress} \begin{array}{l} \textbf{CMOS INPUTS} \\ \textbf{V}_{CC} = \textbf{V}_{CC1} \textbf{Max} \left(2.7 \textbf{V} {-} 2.85 \textbf{V}\right) \\ \textbf{V}_{CCQ} = \textbf{V}_{CCQ} \textbf{Max} \\ \textbf{OE\#} = \textbf{V}_{IH} , \textbf{CE\#} = \textbf{V}_{IL} \\ \textbf{f} = 5 \ \textbf{MHz}, \ \textbf{I}_{OUT} = 0 \ \textbf{mA} \\ \textbf{Inputs} = \textbf{V}_{IL} \ \textbf{or} \ \textbf{V}_{IH} \end{array}$	
			12	23	mA	$\label{eq:cmostress} \begin{array}{l} \textbf{CMOS INPUTS} \\ \textbf{V}_{CC} = \textbf{V}_{CC2} \textbf{Max} \left(2.7 \textbf{V} {-} 3.3 \textbf{V}\right) \\ \textbf{V}_{CCQ} = \textbf{V}_{CCQ} \textbf{Max} \\ \textbf{OE\#} = \textbf{V}_{IH} \text{, } \textbf{CE\#} = \textbf{V}_{IL} \\ \textbf{f} = 5 \ \textbf{MHz} \text{, } \textbf{I}_{OUT} = 0 \ \textbf{mA} \\ \textbf{Inputs} = \textbf{GND} \pm 0.2 \textbf{V} \ \textbf{or} \ \textbf{V}_{CCQ} \end{array}$	

Table 13. DC Characteristics: V_{CCQ} = 1.8V–2.2V

SMART 3 ADVANCED BOOT BLOCK-BYTE-WIDE

	intel
(C	Continued)
	Test Conditions

Sym	Parameter	Notes	V _{CC1} : 2.7V–2.85V V _{CC2} : 2.7V–3.3V		Unit	Test Conditions
			Тур	Мах		
I _{CCW}	V _{CC} Program Current	1,4,7	8	20	mA	V _{PP} = V _{PPH1} or V _{PPH2} Program in Progress
			8	20	mA	V _{PP} = V _{PPH3} (12V) Program in Progress
I _{CCE}	V _{CC} Erase Current	1,4,7	8	20	mA	V _{PP} = V _{PPH1} or V _{PPH2} Erase in Progress
			8	20	mA	V _{PP} = V _{PPH3} (12V) Erase in Progress
I _{CCES}	V _{CC} Erase Suspend Current	1,2,4,7	20	50	μA	CE# = V _{IH} Erase Suspend in Progress
I _{CCWS}	V _{CC} Program Suspend Current	1,2,4,7	20	50	μA	CE# = V _{IH} Program Suspend in Progress
I _{PPD}	V _{PP} Deep Power-Down Current	1	0.2	5	μA	RP# = GND ± 0.2V
I _{PPR}	V _{PP} Read and Standby Current	1	2	±50	μA	$V_{PP} \leq V_{CC}$
I _{PPW}	V _{PP} Program Current	1,4	15	40	mA	V _{PP} = V _{PPH1} or V _{PPH2} Program in Progress
			10	25	mA	V _{PP} = V _{PPH3} (12V) Program in Progress
I _{PPE}	V _{PP} Erase Current	1,4	13	25	mA	V _{PP} = V _{PPH1} or V _{PPH2} Erase in Progress
			8	25	mA	V _{PP} = V _{PPH3} (12V) Erase in Progress
I _{PPES}	V _{PP} Erase Suspend Current	1	50	200	μA	$V_{PP} = V_{PPH1}$, V_{PPH2} , or V_{PPH3} Erase Suspend in Progress
I _{PPWS}	V _{PP} Program Suspend Current	1	50	200	μA	$V_{PP} = V_{PPH1}$, V_{PPH2} , or V_{PPH3} Program Suspend in Progress

Table 13. DC Characteristics: V_{CCQ} = 1.8V–2.2V (Continued)

PRELIMINARY

Sym	Parameter	Notes	V _{CC1} : 2.7V–2.85V V _{CC2} : 2.7V–3.3V		2.7V–2.85V V _{CC2} :		Unit	Test Conditions
			Тур	Max				
V _{IL}	Input Low Voltage		-0.2	0.2	V			
V_{IH}	Input High Voltage		V _{CCQ} – 0.2V		V			
V _{OL}	Output Low Voltage		-0.10	0.10	V	$V_{CC} = V_{CC}$ Min $V_{CCQ} = V_{CCQ}$ Min $I_{OL} = 100 \mu$ A		
V _{OH}	Output High Voltage		V _{CCQ} - 0.1V		V	$V_{CC} = V_{CC}Min$ $V_{CCQ} = V_{CCQ}Min$ $I_{OH} = -100 \ \mu A$		
V _{PPLK}	V _{PP} Lock-Out Voltage	3	1.5		V	Complete Write Protection		
V _{PPH1}	V _{PP} during Prog./Erase Operations	3	2.7	2.85	V			
V_{PPH2}		3	2.7	3.3	V			
V _{PPH3}		3,6	11.4	12.6	V			
V_{LKO1}	V _{CC} Program/Erase Lock Voltage		1.5		V			
V_{LKO2}	V _{CCQ} Program/Erase Lock Voltage		1.2		V			

Table 13. DC Characteristics: V_{CCQ} = 1.8V–2.2V (Continued)

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at nominal V_{CC} , $T_A = +25^{\circ}C$.

2. I_{CCES} and I_{CCWS} are specified with device de-selected. If device is read while in erase suspend, current draw is b_{CR}. If the device is read while in program suspend, current draw is b_{CR}.

Erases and Writes inhibited when V_{PP} ≤ V_{PPLK}, and not guaranteed outside the valid V_{PP} ranges of V_{PPH1}, V_{PPH2}. or V_{PPH3}.
 Sampled not 100% tested

4. Sampled, not 100% tested.

5. Automatic Power Savings (APS) reduces I_{CCR} to approximately standby levels in static operation (CMOS inputs).

 Applying V_{PP} = 11.4V–12.6V during program/erase can only be done for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. V_{PP} may be connected to 12V for a total of 80 hours maximum. See Section 3.4 for details.

7 Includes the sum of V_{CC} and V_{CCQ} current


Table 14. Capacitance ($T_A = 25^{\circ}C$, f = 1 MHz)

Syı	n Parameter	Notes	Тур	Max	Units	Conditions
CIN	Input Capacitance	1	6	8	pF	$V_{IN} = 0V$
Cou	T Output Capacitance	1	10	12	pF	V _{OUT} = 0V

NOTE:

1. Sampled, not 100% tested.

intel®



AC test inputs are driven at V_{CCQ} for a logic "1" and 0.0V for a logic "0." Input timing begins, and output timing ends, at V_{CCQ}/2. Input rise and fall times (10%–90%) <10 ns. For worst case speed conditions V_{CCQ}=1.8V.






Figure 13. Test Configuration

Test Configuration Component Values for Worst Case Speed Conditions

Test Configuration	C∟(pF)	R 1 (Ω)	R₂ (Ω)
1.8V Standard Test	50	16.7K	16.7K

NOTE:

CL includes jig capacitance.

PRELIMINARY

intel®

7.0 AC CHARACTERISTICS

AC Characteristics are applicable to both $V_{\mbox{CCQ}}$ ranges.

Table 15. AC Characteristics: Read Operations (Extended Temperature)

			Load		C _L =	50 pF		
#	Symbol	/mbol Parameter		V _{CC} 2.7V–3.6V ⁴				
			Prod	120) ns	150) ns	
			Notes	Min	Max	Min	Max	
R1	t _{AVAV}	Read Cycle Time		120		150		ns
R2	t _{AVQV}	Address to Output Delay			120		150	ns
R3	t _{ELQV}	CE# to Output Delay	2		120		150	ns
R4	t _{GLQV}	OE# to Output Delay	2		65		65	ns
R5	t _{PHQV}	RP# to Output Delay			600		600	ns
R6	t _{ELQX}	CE# to Output in Low Z	3	0		0		ns
R7	t _{GLQX}	OE# to Output in Low Z	3	0		0		ns
R8	t _{EHQZ}	CE# to Output in High Z	3		40		40	ns
R9	t _{GHQZ}	OE# to Output in High Z	3		40		40	ns
R10	t _{OH}	Output Hold from Address, CE#, or OE# Change, Whichever Occurs First	3	0		0		ns

NOTES:

1. See AC Input/Output Reference Waveform for timing measurements.

2. OE# may be delayed up to $t_{ELQV}-t_{GLQV}$ after the falling edge of CE# without impact on t_{ELQV} .

3. Sampled, but not 100% tested.

4. See Test Configuration (Figures 11 and 13), 2.7V-3.6V and 1.8V-2.2V Standard Test component values.

intel®




Figure 14. AC Waveform: Read Operations

PRELIMINARY

intel

			Load		50	pF			
#	Symbol	Parameter	Vcc	2.7V-	-3.6V ⁵	2.7V-	3.6V ⁵	Units	
			Prod	120) ns	150) ns	1	
			Notes	Min	Мах	Min	Мах		
W1	t _{PHWL} t _{PHEL}	RP# High Recovery to WE# (CE#) Going Low		600		600		ns	
W2	t _{ELWL} t _{WLEL}	CE# (WE#) Setup to WE# (CE#) Going Low		0		0		ns	
W3	t _{WLWH} t _{ELEH}	WE# (CE#) Pulse Width		90		90		ns	
W4	t _{DVWH} t _{DVEH}	Data Setup to WE# (CE#) Going High	3	70		70		ns	
W5	t _{AVWH} t _{AVEH}	Address Setup to WE# (CE#) Going High	2	90		90		ns	
W6	t _{WHEH} t _{EHWH}	CE# (WE#) Hold Time from WE# (CE#) High		0		0		ns	
W7	t _{WHDX} t _{EHDX}	Data Hold Time from WE# (CE#) High	3	0		0		ns	
W8	t _{WHAX} t _{EHAX}	Address Hold Time from WE# (CE#) High	2	0		0		ns	
W9	t _{WHWL} t _{EHEL}	WE# (CE#) Pulse Width High		30		30		ns	
W10	t _{VPWH} t _{VPEH}	V _{PP} Setup to WE# (CE#) Going High	4	200		200		ns	
W11	t _{QVVL}	V _{PP} Hold from Valid SRD	4	0		0		ns	
	t _{LOCK}	Block Unlock / Lock Delay	4, 6		200		200	ns	

Table 16, AC	Characteristics:	Write O	perations	(Extended	Temperature) ¹

NOTES:

1. Read timing characteristics during program suspend and erase suspend are the same as during read-only operations. Refer to AC Characteristics during read mode.

2. Refer to command definition table for valid A_{IN} (Table6).

3. Refer to command definition table for valid D_{IN} (Table 6).

4. Sampled, but not 100% tested.

5. See Test Configuration (Figure 11 and 13), 2.7V–3.6V and 1.8V–2.2V Standard Test component values.

6. Time t_{LOCK} is required for successful locking and unlocking of all lockable blocks.

PRELIMINARY

intel®




Figure 15. AC Waveform: Program and Erase Operations

PRELIMINARY

intel

7.1 Reset Operations




Figure 16. AC Waveform: Deep Power-Down/Reset Operation

Reset Specifications

			$V_{CC} = 2.7 - 3.6V$		
Symbol	Parameter		Min	Max	Unit
t _{PLPH}	RP# Low to Reset during Read (If RP# is tied to V_{CC} , this specification is not applicable)	1,3	100		ns
t _{PLRH}	RP# Low to Reset during Block Erase or Program	2,3		22	μs

NOTES:

1. If t_{PLPH} is < 100 ns the device may still RESET but this is not guaranteed.

2. If RP# is asserted while a block erase or byte program operation is not executing, the reset will complete within 100 ns.

3. Sampled but not 100% tested.

intel

			V _{PP} =	: 2.7V	V _{PP} =		
Sym	Parameter	Notes	Typ1	Max ³	Typ1	Max ³	Unit
t _{вwpb}	Block Program Time (Parameter)	2	.16	.48	.08	.24	sec
t _{BWMB}	Block Program Time (Main)	2	1.23	3.69	.58	1.74	sec
t _{WHQV1} t _{EHQV1}	Program Time	2	17	165	8	185	μs
t _{WHQV2} t _{EHQV2}	Block Erase Time (Parameter)	2	1	5.0	0.8	4.8	sec
t _{WHQV3} t _{EHQV3}	Block Erase Time (Main)	2	1.8	8.0	1.1	7.0	sec
t _{WHRH1} t _{EHRH1}	Program Suspend Latency	3	5	10	5	10	μs
t _{WHRH2} t _{EHRH2}	Erase Suspend Latency	3	5	20	6	12	μs

Table 17. Erase and Program Timings

NOTES:

1. Typical values measured at $T_A = +25^{\circ}C$ and nominal voltages.


2. Excludes external system-level overhead.

3. Sampled but not 100% tested.

PRELIMINARY



APPENDIX A ORDERING INFORMATION





APPENDIX B WRITE STATE MACHINE CURRENT/NEXT STATES


						Command	I Input (and N	lext State)			
Current State	SR.7	Data When Read	Read Array (FFH)	Program Setup (40/10H)	Erase Setup (20H)	Erase Confirm (D0H)	Program / Erase Susp. (B0H)	Program / Erase Resume (D0)	Read Status (70H)	Clear Status (50H)	Read ID (90H)
Read Array	"1"	Array	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array	Read Identifier
Program Setup	"1"	Status	Pgm. ¹		Ρ	rogram (Corr	imand input =	Data to be pr	ogrammed	1)	
Program (Not Comp.)	"0"	Status		Pro	gram		Pgm Susp. to Status		Prog	jram	
Program (Complete)	"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array	Read Identifier
Program Suspend to Status	"1"	Status	Prog. Susp. to Array	Program S to Ar		Program	Program Susp. to Array	Program	Prog. Susp. to Status		Suspend to rray
Program Suspend to Array	"1"	Array	Prog. Susp. to Array	Program S to Ar		Program	Program Susp. to Array	Program	Prog. Susp. to Status	Prog. Susp. to Array	Prog. Susp. to Array
Erase Setup	"1"	Status	Eras	e Command	Error	Erase	Erase Cmd. Err.	Erase	Erase Command Error		
Erase Cmd. Error	"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array	Read Identifier
Erase (Not Comp)	"0"	Status		Er	ase		Ers. Susp. to Status		Era	ase	
Erase (Complete)	"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array	Read Identifier
Erase Suspend to Status	"1"	Status	Erase Susp. to Array	Program Setup	Erase Susp. to Array	Erase	Erase Susp. to Array	Erase	Erase Susp. to Status		Suspend Array
Erase. Susp. to Array	"1"	Array	Erase Susp. to Array	Program Setup	Erase Susp. to Array	Erase	Erase Susp. to Array	Erase	Erase Susp. to Status		Suspend Array
Read Status	"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array	Read Identifier
Read Identifier	"1"	ID	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array	Read Identifier

 You cannot program "1"s to the flash. Writing FFH following the Program Setup will initiate the internal program algorithm of the WSM. Although the algorithm will execute, array data is not changed. The WSM returns to read status mode without reporting any error. Assuming V_{PP} > V_{PPLK} writing a second FFH while in read status mode will return the flash to read array mode.

PRELIMINARY



APPENDIX C ACCESS TIME VS. CAPACITIVE LOAD (tAVQV vs. CL)




This chart shows a derating curve for device access time with respect to capacitive load. The value in the DC characteristics section of the specification corresponds to $C_L = 50 \text{ pF}$.

NOTE:

1. Sampled, but not 100% tested



APPENDIX D ARCHITECTURE BLOCK DIAGRAM



PRELIMINARY

APPENDIX E ADDITIONAL INFORMATION^{(1,2})

Order Number	Document/Tool
210830	1997 Flash Memory Databook
290580	Smart 3 Advanced Boot Block Word-Wide 4-Mbit (256K x 16), 8-Mbit (512K x16), 16-Mbit (1024K x16) Flash Memory Family Datasheet
292172	AP-617 Additional Flash Data Protection Using V _{PP} , RP# and WP#

NOTE:

1. Please call the Intel Literature Center at (800) 548-4725 to request Intel documentation. International customers should contact their local Intel or distribution sales office.

2. Visit Intel's World Wide Web home page at http://www.Intel.com for technical documentation and tools.