HD63B09E,HD63C09E CMOS MPU (Micro Processing Unit)

The HD6309E is the highest 8-bit microprocessor of HMCS6800 family, which is just compatible with the conventional HD6809E.


The HD6309E has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications. External clock inputs are provided to allow synchronization with peripherals, systems or other MPUs.

The HD6309E is complete CMOS device and the power dissipation is extremely low. Moreover, the SYNC and CWAI instruction makes low power application possible.

FEATURES

- Hardware Interface with All HMCS6800 Peripherals
- Software Object Code Compatible with the HD6809E
 - Low Power Consumption Mode (Sleep mode) SYNC state of SYNC Instruction
 - WAIT state of CWAI Instruction
- External Clock Inputs, E and Q, Allow Synchronization
- Wide Operation Range
 - f = 0.5 to 3MHz (V_{CC}=5V±10%)

Type No.	Bus Timing
HD63B09E	2.0MHz
HD63C09E	3.0MHz



. PIN ARRANGEMENT

(Top View)

 Ittachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300
 277

= ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} +	-0.3~+7.0	V
Input Voltage	V _{in} *	-0.3~+7.0	v
Maximum Output Current	llol**	5	mA
Maximum Total Output Current	ΣI ₀ ***	100	mA
Operating Temperature	Topr	-20~+75	°C
Storage Temperature	T _{stg}	-55~+150	°c

* With respect to VSS (SYSTEM GND)

** Maximum output current is the maximum currents which can flow out from one output terminal and I/O common terminal.

 $(A_0 \sim A_{15}, R/W, D_0 \sim D_7, BA, BS, LIC, AVMA, BUSY)$

*** Maximum total output current is the total sum of output currents which can flow out simultaneously from output terminals and I/O common terminals. (A₀ ~ A₁₁, R/W, D₀ ~ D₇, BA, BS, LIC, AVMA, BUSY)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

RECOMMENDED OPERATING CONDITIONS

1	tem	Symbol	min	typ	max	Unit
Suppl	y Voltage	Vcc*	4.5	5.0	5.5	V
	Logic, RES	VIL*	-0.3		0.8	٧
	E, Q	VILC*	-0.3	-	0.4	V
nput Voltage	Logic		2.0		Vcc	v
	E, Q		3.0	-	Vcc	v
RE	RES		V _{CC} -0.5	-	Vcc	V
perating Temper	ature	Topr	-20	25	75	°C

* With respect to VSS (SYSTEM GND)

BELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC}=5.0V \pm 10%, V_{SS}=0V, Ta=- 20 ~ +75°C, unless otherwise noted.)

ltern		Symbol Test Condition		н	D63809E		н	Unit			
I Terri			I est Condition		typ*	max	min	typ*	max		
	Logic	_∨µ		2.0	-	Vcc	2.0	-	Vcc	v	
Input "High" Voltage	E, Q	. ∨⊪		3.0	-	Vcc	3.0	_	Vcc	V	
	RES	VIHR		Vcc-0.5	-	Vcc	Vcc-0.5	-	Vcc	V	
Input "Low" Voltage	Logic, RES	VIL		0.3	-	0.8	-0.3	-	0.8	V	
Input Con Voluge	E, Q	VILC		-0.3	-	0.4	~0.3	-	0.4	v	
Input Leakage Current	Logic, Q, RES	lin	Vin=0 ~ V _{OC,}	-2.5	-	2.5	-2.5	-	2.5	μA	
Input Leakage Current	E	'''	Vcc=max	-10	-	10	-10	_	10	μA	
	D. ~ D.		LOAD=400#A	4.1	_	-	4,1	-	-		
	D ₀ ~ D,	D ₀ ~ D ,		^I LOAD≦-10µA	Vcc-0.1	-		Vcc-0.1	-	-	v
	A. ~ A., R/W		LOAD=-400µA	4.1	-	-	4.1	-	-	v	
	A6 ~ AB, H/M	∨он	ILOAD≦~10µA	Vcc-0.1	-	-	V _{CC} -0.1	-	-	Ň	
	BA, BS, LIC,		LOAD=-400#A	4.1	-	-	4.1	-	_	v	
	AVMA, BUSY		¹ LOAD≦-10µA	V _{CC} -0.1	-		Vcc-0.1	-	-	Ť	
Output "Low" Voltage		VOL	ILOAD=2mA	-	-	0.5		-	0.5	v	
Input Capacitance	D ₀ ~D ₇ , Logic Input Q, RES	Cin	V _{in} =0V, Ta=25°C.	-	10	15	-	10	15	pF	
	E		f=1MHz	-	30	50	-	30	50	₽F	
	A₀ ~ A₁₅ , R/₩,		V _{in} =0V,								
Output Capacitance	BA, BS, LIC, AVMA, BUSY	Cout	Ta=25°C, f=1MHz	-	10	15	-	10	15	pF	
Frequency of Operation	E, Q	f		0.5	-	2.0	0.5	-	3.0	MHz	
Three-State (Off State)	$D_0 \sim D_7$		Vin=0.4~VCC,	-10	-	10	-10		10	μA	
Input Current	A ₀ ~A ₁₅ , R/W	ITSI	Vcc=max	- 10	-	10	-10	-	10	μA	
Current Dissipation		Icc	Operating	-	-	20	-	-	30		
Current Dissipation		1.00	Sleeping	- 1	-	10	-	_	15	mA	

*Ta=25°C, V_{CC}=5V

O HITACHI

• AC CHARACTERISTICS (V_{CC}=5.0V \pm 10%, V_{SS}=0, Ta=-20 \sim +75°C, unless otherwise noted.)

1. CLOCK TIMING

			HD63809E			HD63C09E			Unit
ltem	Symbol	Test Condition	min	typ	max	min	typ	max	
Cycle Time	tcyc		500	-	2000	333	-	2000	ns
E Clock "Low"	tPWEL		210	-	1000	140	-	1000	ns
E Clock "High" (Measured at VIH)	TPWEH		220	-	1000	140	-	1000	ns
E Rise and Fall Time	tEr, tEf	1	_	- 1	20	-	-	15	ns
Q Clock "High"	1PWQH	Fig. 1,2	220	-	1000	140	-	1000	ns
Q Rise and Fall Time	tar, taf	1	-	-	20	-	-	15	ns
E "Low" to Q Rising E "Low"→Q"High"	tEQ1		100	-	-	65	-	-	ns
Q "High" to E Rising Q "High"→E "High"	tEQ2		100	-	-	65	-	-	ns
E "High" to Q Falling E "High"→Q"Low"	tEQ3		100	T	-	65	-	-	ns
Q "Low" to E Falling Q "Low"→E "Low"	tEQ4		100	-	-	65	-	-	ns


2. BUS TIMING

				HD63B09E			H	Unit						
Item		Symbol	Test Condition	min	typ	max	min	typ	max	0				
Address Delay		taD			-	110	-	-	110	ns				
Address Hold Time	Ta = 0 ~ 75°C		1	20	-		20			- 115				
(Address, R/W, BA, BS)	Ta = −20~0° C	^t AH		10	1	-	10	-						
Peripheral Read Access Times (t _{cvc} -tEf-tAD-tDSR#tACC)		tACC Fig. 1, 2	330	330 -		- 185		-	ns					
Data Setup Time (Read)		^t DSR		40	-	-	20			ns				
Input Data Hold Time		^t DHR		20	-	-	20	-	-	ns				
Data Delay Time (Write)		topw	tDDW	1 1		1	1	-	-	110	-	-	70	ns
Output Data Hold Time	Ta = 0~75°C	тони	1	30		-	30	-		ns				
	Ta = -20~0°C	שו <i>ו</i> עי ך		20	-	-	20	-	-	<u> </u>				


3. PROCESSOR CONTROL TIMING

			HD63809E				Unit		
ltem	Symbol	Test Condition	min	typ	max	min	typ	max	Unit
Control Delay (BUSY, LIC, AVMA)	tCD		-	_	200	-	-	130	ns
Interrupts Set Up Time	tPCS		110	-		70	-		ns
HALT Set Up Time	ΨCS		110	-	-	70			ns
RES Set Up Time	^t PCS	Fig. 1, 2,	110	-	-	70	-	-	ns
TSC Setup Time	tPCS		110	-	-	70	-	-	ns
TSC Drive to Valid Logic Levels	^t TSA	7 ~ 10, 14 and 17	-	_	120	-	-	120	ns
TSC Release MOS Buffers to High Impedance	tTSR		-	_	110	_	-	110	ns
TSC Three-State Delay	^t TSD		-	-	80	_	-	80	ns
Processor Control Rise/Fall	tPCr, tPCf	- F	-	-	100	-		100	ns
TSC input Delay	TPCT		30	_	-	30	-	-	ns

OHITACHI



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified. Figure 1 Read Data from Memory or Peripherals



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified. Figure 2 Write Data to Memory or Peripherals

CHITACHI





Figure 3 HD6309E Expanded Block Diagram



All diodes are 1S2074(H) or equivalent. C includes stray capacitance.

Figure 4 Bus Timing Test Load

PROGRAMMING MODEL

As shown in Figure 5, the HD6309E adds three registers to the set available in the HD6800. The added registers include a Direct Page Register, the User Stack pointer and a second Index Register.

Accumulators (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D Register, and is formed with the A Register as the most significant byte.

Direct Page Register (DP)

The Direct Page Register of the HD6309E serves to enhance the Direct Addressing Mode. The content of this register appears at the higher address outputs ($A_8 \sim A_{15}$) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure HD6800 compatibility, all bits of this register are cleared during Processor Reset.

OHITACHI




Figure 5 Programming Model of The Microprocessing Unit

Index Registers (X, Y)

The Index Registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.

Stack Pointer (U, S)

The Hardware Stack Pointer (S) is used automatically by the processor during subroutine calls and interrupts. The User Stack Pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. The U-register is frequently used as a stack marker. Both Stack Pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support **Push** and **Pull** instructions. This allows the HD6309E to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

(NOTE) The stack pointers of the HD6309E point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on stack.

Program Counter (PC)

The Program Counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative Addressing is provided allowing the Program Counter to be used like an index register in some situations.

Condition Code Register (CC)

The Condition Code Register defines the state of the processor at any given time. See Figure 6.




Figure 6 Condition Code Register Format

CONDITION CODE REGISTER DESCRIPTION

Bit 0 (C)

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

Bit 1 (V)

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

Bit 2 (Z)

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

Bit 3 (N)

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.

OHITACHI

• Bit 4 (I)

Bit 4 is the IRQ mask bit. The processor will not recognize interrupts from the IRQ line if this bit is set to a one. NMI, FIRQ, IRQ, RES and SWI all set I to a one; SWI2 and SWI3 do not affect I.

• Bit 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

Bit 6 (F)

Bit 6 is the FIRQ mask bit. The processor will not recognize interrupts from the FIRQ line if this bit is a one. NMI, FIRQ, SWI, and RES all set F to a one. IRQ, SWI2 and SWI3 do not affect F.

• Bit 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the Condition Code Register represents past action.

HD6309E MPU SIGNAL DESCRIPTION

Power (Vss, Vcc)

Two pins are used to supply power to the part: Vss is ground or 0 volts, while Vcc is $\pm 5.0 V \pm 10\%$.

Address Bus (A₀ ~ A₁₅)

Sixteen pins are used to output address information from the MPU onto the Address Bus. When the processor does not require the bus for a data transfer, it will output address FFFF₁₆, R/W = "High", and BS = "Low"; this is a "dummy access" or \overline{VMA} cycle. All address bus drivers are made highimpedance when output Bus Available (BA) is "High" or when TSC is asserted. Each pin will drive one Schottky TTL load or four LS TTL loads, and 90 pF. Refer to Figures 1 and 2.

● Data Bus (D₀ ~ D₇)

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and 130 pF.

Read/Write (R/W)

This signal indicates the direction of data transfer on the data bus. A "Low" indicates that the MPU is writing data onto the data bus. R/W is made high impedance when BA is "High" or when TSC is asserted. Refer to Figures 1 and 2.

RES

A "Low" level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 7. The Reset vectors are fetched from locations $FFFE_{16}$ and $FFFF_{16}$ (Table 1) when Interrupt Acknowledge is true, $(BA \cdot BS = 1)$. During initial power-on, the Reset line should be held "Low" until the clock input signals are fully operational.

Because the HD6309E Reset pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the Processor.

Table 1	Memory	Map fo	or Interrupt	Vectors
---------	--------	--------	--------------	---------

Memory Ma Locat	p for Vector ions	Interrupt Vector Description
MS	LS	Description
FFFE	FFFF	RES
FFFC	FFFD	NMI
FFFA	FFFB	SWI
FFF8	FFF9	IRQ
FFF6	FFF7	FIRO
FFF4	FFF5	SWI2
FFF2	FFF3	SW13
FFFO	FFF1	Reserved

HALT

A "Low" level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven "High" indicating the buses are high impedance. BS is also "High" which indicates the processor is in the Halt state. While halted, the MPU will not respond to external real-time requests (FIRQ, IRQ) although NMI or RES will be latched for later response. During the Halt state Q and E should continue to run normally. A halted state (BA · BS = 1) can be achieved by pulling HALT "Low" while RES is still "Low". See Figure 8.

Bus Available, Bus Status (BA, BS)

The Bus Available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. When BA goes "Low", a dead cycle will elapse before the MPU acquires the bus. BA will not be asserted when TSC is active, thus allowing dead cycle consistency.

The Bus Status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).


MPL	State	MPU State Definition
вА	BS	MPU State Definition
0	0	Normal (Running)
0	1	Interrupt or RESET Acknowledge
1	0	SYNC Acknowledge
1	1	HALT Acknowledge


Interrupt Acknowledge is indicated during both cycles of a hardware-vector-fetch (RES, NMI, FIRQ, IRQ, SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line.


Halt Acknowledge is indicated when the HD6309E is in a Halt condition.

OHITACHI





Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300



HITACHIHitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300285

2

Non Maskable Interrupt (NMI)*

A negative transition on this input requests that a nonmaskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than FIRQ, IRQ or software interrupts. During recognition of an MI, the entire machine state is saved on the hardware stack. After reset, an NMI will not be recognized until the first program load of the Hardware Stack Pointer (S). The pulse width of NMI low must be at least one E cycle. If the NMI input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Figure 9.

Fast-Interrupt Request (FIRQ)*

A "Low" level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard Interrupt Request (IRQ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 10.

Interrupt Request (IRQ)*

A "Low" level input on this pin will initiate an Interrupt Request sequence provided the mask bit (1) in the CC is clear. Since IRQ stacks the entire machine state it provides a slower response to interrupts than FIRQ. IRQ also has a lower priority than FIRQ. Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.

• NMI, FIRQ, and IRQ requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRQ and FIRQ do not remain "Low" until completion of the current instruction they may not be recognized. However, NMI is latched and need only remain "Low" for one cycle.

Clock Inputs E, Q

E and Q are the clock signals required by the HD6309E. Q must lead E; that is, a transition on Q must be followed by a similar transition on E after a minimum delay. Addresses will be valid from the MPU, t_{AD} after the falling edge of E, and data will be latched from the bus by the falling edge of E. While the Q input is fully TTL compatible, the E input directly drives internal MOS circuitry and, thus, requires levels above normal TTL levels. This approach minimizes clock skew inherent with an internal buffer. Timing and waveforms for E and Q are shown in Figures 1 and 2 while Figure 11 shows a simple clock generator for the HD6309E.

BUSY

Busy will be "High" for the read and modify cycles of a readmodify-write instruction and during the access of the first byte of a double-byte operation (e.g., LDX, STD, ADDD). Busy is also "High" during the first byte of any indirect or other vector fetch (e.g., jump extended, SWI indirect etc.).

In a multi-processor system, busy indicates the need to defer the rearbitration of the next bus cycle to insure the integrity of the above operations. This difference provides the indivisible memory access required for a "test-and-set" primitive, using any one of several read-modify-write instructions.

Busy does not become active during PSH or PUL operations. A typical read-modify-write instruction (ASL) is shown in Figure 12. Timing information is given in Figure 13. Busy is valid t_{CD} after the rising edge of O.

AVMA

AVMA is the Advanced VMA signal and indicates that the MPU will use the bus in the following bus cycle. The predictive nature of the AVMA signal allows efficient shared-bus multi-processor systems. AVMA is "Low" when the MPU is in either a HALT or SYNC state. AVMA is valid t_{CD} after the rising edge of Q.

LIC

LIC (Last Instruction Cycle) is "High" during the last cycle of every instruction, and its transition from "High" to "Low" will indicate that the first byte of an opcode will be latched at the end of the present bus cycle. LIC will be "High" when the MPU is Halted at the end of an instruction, (i.e., not in CWAI or RESET) in SYNC state or while stacking during interrupts. LIC is valid t_{CD} after the rising edge of Q.

TSC


TSC (Three-State Control) will cause MOS address, data, and R/W buffers to assume a high-impedance state. The control signals (BA, BS, BUSY, AVMA and LIC) will not go to the high-impedance state. TSC is intended to allow a single bus to be shared with other bus masters (processors or DMA controllers).

While E is "Low", TSC controls the address buffers and R/W directly. The data bus buffers during a write operation are in a high-impedance state until Q rises at which time, if TSC is true, they will remain in a high-impedance state. If TSC is held beyond the rising edge of E, then it will be internally latched, keeping the bus drivers in a high-impedance state for the remainder of the bus cycle. See Figure 14.

MPU Operation


During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins after RES and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SW12, SW13, CWA1, RTI and SYNC. An interrupt or HALT input can also alter the normal execution of instructions. Figure 15 illustrates the flow chart for the HD6309E.

O HITACHI




Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 287

2



 Comparison
 <thComparison</th>
 Comparison
 Comparis









Figure 12 Read Modify Write Instruction Example (ASL Extended Indirect)

OHITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 289


2



 OP HITACHI

 290
 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Figure 14 TSC Timing



 Ittachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300
 291

Powered by ICminer.com Electronic-Library Service CopyRight 2003

2

ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6309E has the most complete set of addressing modes available on any microcomputer today. For example, the HD6309E has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the HD6309E:

(1) Implied (Includes Accumulator)

- (2) Immediate
- (3) Extended
- (4) Extended Indirect
- (5) Direct
- (6) Register
- (7) Indexed
 - Zero-Offset Constant Offset Accumulator Offset Auto Increment/Decrement
- (8) Indexed Indirect
- (9) Relative
- (10) Program Counter Relative

Implied (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of Implied Addressing are: ABX, DAA, SWI, ASRA, and CLRB.

• Immediate Addressing

In Immediate Addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The HD6309E uses both 8 and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with Immediate Addressing are:

LDA #\$20 LDX #\$F000 LDY #CAT

(NOTE) # signifies immediate addressing, \$ signifies hexadecimal value.

Extended Addressing

In Extended Addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of Extended Addressing include:

LDA	CAT
STX	MOUSE
LDD	\$2000

Extended Indirect

As a special case of indexed addressing (discussed below), one level of indirection may be added to Extended Addressing. In Extended Indirect, the two bytes following the postbyte of an Indexed instruction contain the address of the data.

LDA	[CAT]
LDX	[SFFFE]
STU	[DOG]

Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8 bits of the address to be used. The upper 8 bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on Reset, direct addressing on the HD6309E is compatible with direct addressing on the HD6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

LDA \$30 SETDP \$10 (Assembler directive) LDB \$1030 LDD <CAT

(NOTE) < is an assembler directive which forces direct addressing.

Register Addressing

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

TFR	X, Y	Transfer X into Y
EXG	A, B	Exchanges A with B
PSHS	A, B, X, Y	Push Y, X, B and A onto S
PULU	X, Y, D	Pull D, X, and Y from U

Indexed Addressing

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 16 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

	Post-Byte Register Bit						Indexed Addressing	
7	6	5	4	3	2	1	0	Mode
_0	R	R	d	d	d	d	9	EA = ,R + 5 Bit Offset
1	R	R	0	0	0	0	0	,A +
1	R	R	j.	0	0	0	1	,R + +
	R	A	0	0	0	1	0	, -R
1	R	R	+	0	0	1	1	, A
1	R	8	i	0	1	0	0	EA - ,R + 0 Offset
1	R	R	i	0	1	0	1	EA = ,R + ACCB Offset
1	R	A	1	0	1	1	0	EA = ,R + ACCA Offee
_1	R	R	1	1	0	0	0	EA = , R + 8 Bit Offse
1	A	R	í	1	0	0	1	EA = ,R + 16 Bit Offeet
1	R	R	1	1	0	1	1	EA - ,R + D Offeet
1	×	×	i.	1	1	0	0	EA PC + 8 Bit Offset
1	×	×	i	1	1	0	1	EA = ,PC + 16 Bit Offse
1	R	R	i	1	1	1	1	EA = [,Address]
							 Addressing Mode Field Indirect Field (Sigh bit when b7 = 0) 	
- 01	- Don't Care - Offset Bit - (0 = Non Indirect 1 = Indirect					Register Field : RR 00 = X 01 = Y 10 = U 11 = S		

Figure 16 Index Addressing Postbyte Register Bit Assignments

HITACHI

		N	on Indirect				Indirect		<u> </u>
Туре	Forms	Assembler Form	Postbyte OP Code	+~	+ #	Assembler Form	Postbyte OP Code	+ ~	+ #
Constant Offset From R	No Offset	,R	1 R R00100	0	0	[,R]	1RR10100	3	0
(2's Complement Offsets)	5 Bit Offset	n, R	ORRnnnn	1	0	default	ts to 8-bit		
	8 Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16 Bit Offset	n, R	1RR01001	4	2	[n, R]	1RR11001	7	2
A	A Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	0
Accumulator Offset From R (2's Complement Offsets)	B Register Offset	B, R	1RR00101	1	0	[B, R]	1RR10101	4	0
	D Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
A second s	Increment By 1	.R+	1 R R00000	2	0	not	allowed	Τ	Γ
Auto Increment/Decrement R	Increment By 2	,R++	1 R R00001	3	0	[,R++]	1RR10001	6	0
	Decrement By 1	,-R	18800010	2	0	not	allowed		Γ
	Decrement By 2	R	1RR00011	3	0	[, R]	1RR10011	6	0
0// · · · · · · · · · · · · · · · · · ·	8 Bit Offset	n, PCR	1xx01100	1	1	[n, PCR]	1xx11100	4	1
Constant Offset From PC (2's Complement Offsets)	16 Bit Offset	n, PCR	1xx01101	5	2	[n, PCR]	1xx11101	8	2
Extended Indirect	16 Bit Address	-	-	1-	-	[n]	10011111	5	2

Table 2 Indexed Addressing Mode

R = X, Y, U or S RR: x = Don't Care 00 = X 01 = Y 10 = U

10 = 011 = S

 $\overset{+}{\sim}$ and $\overset{+}{\pm}$ indicate the number of additional cycles and bytes for the particular variation.

Zero-Offset Indexed

In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are: LDD 0, X LDA S

Constant Offset Indexed

In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available: 5-bit (-16 to +15) 8-bit (-128 to +127) 16-bit (-32768 to +32767)

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are: LDA 23, X LDX -2, S

LDY	300, X
LDU	CAT, Y

Accumulator-Offset Indexed

This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some exa	mples are:
LDA	B, Y

LDX	D, Y
LEAX	В, Х

Auto Increment/Decrement Indexed

In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-

OHITACHI

decrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

LDA	, X +
STD	,Y++
LDB	, – Y
LDX	, S

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0, X + + (X initialized to 0)

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

0 → temp	calculate the EA; temp is a holding register
X + 2 → X	perform autoincrement
X → (temp)	do store operation

Indexed Indirect

All of the indexing modes with the exception of auto increment/decrement by one, or a ±4-bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the Index Register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the Index Register and an offset.

\$0100	Before Execution A = XX (don't care X = \$F000 LDA [\$10, X]	e) EA is now \$F010
\$F010 \$F011	\$F1 \$50	\$F150 is now the new EA
\$F150	\$AA After Execution A = \$AA (Actual E X = \$F000	Data Loaded)

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

LDA	[, X]
LDD	[10, S]
LDA	[B, Y]
LDD	[, X + +]

Relative Addressing

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 216. Some examples of relative addressing are:

BEQ	CAT	(short)
BGT	DOG	(short)

CAT DOG	LBEQ LBGT	RAT Rabbit	(long) (long)
	•		
	•		
RAT	NOP		
RABBIT	NOP		

Program Counter Relative

The PC can be used as the pointer register with 8 or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program Counter Relative Addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the Program Counter, Examples are:

LDA CAT, PCR LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA [CAT, PCR] LDU [DOG, PCR]

HD6309E INSTRUCTION SET

The instruction set of the HD6309E is similar to that of the HD6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the instructions are described in detail below:


PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.

• PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed; each bit defines a unique register to push or pull, as shown in below.

PUSH/PULL POST BYTE



A

CC

Y

MITACHI

TFR/EXG

Within the HD6309E, any register may be transferred to or exchanged with another of like-size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits $4 \sim 7$ of postbyte define the source register, while bits $0 \sim 3$ represent the destination register. These are denoted as follows:

0000 – D	0101 – PC
0001 – X	1000 – A
0010 – Y	1001 - B
0011 U	1010 – CC
0100 – S	1011 – DP

(NOTE) All other combinations are undefined and INVALID.

TRANSFER/EXCHANGE POST BYTE

SOURCE	DESTINATION
--------	-------------

LEAX/LEAY/LEAU/LEAS

The LEA (Load Effective Address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data in a position independent manner. For example:

LEAX LBSR	MSG1, PCR PDATA (Print message routine)
•	
•	

MSG1 FCC 'MESSAGE'

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

LEAa, b+	(any of the 16-bit pointer registers X, Y, U or S may be substituted for a and b.)
1. b → temp	(calculate the EA)
2. $b + 1 \rightarrow b$	(modify b, postincrement)
3. temp \rightarrow a	(load a)
LEAa, $-b$ 1. $b - 1 \rightarrow te$ 2. $b - 1 \rightarrow b$ 3. temp $\rightarrow a$	mp (calculate EA with predecrement) (modify b, predecrement) (load a)

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX, X+ does not change X, however LEAX, -X does decrement X. LEAX 1, X should be used to increment X by one.

Table 3 LEA Examples

Instruction	Operation	Comment
LEAX 10, X	X + 10 → X	Adds 5-bit constant 10 to X
LEAX 500, X	X + 500 → X	Adds 16-bit constant 500 to X
LEAY A.Y	$Y + A \rightarrow Y$	Adds 8-bit A accumulator to Y
LEAY D.Y		Adds 16-bit D accumulator to Y
LEAU 10, U	U – 10 → U	Subtracts 10 from U
LEAS -10, S	S – 10 → S	Used to reserve area on stack
LEAS 10.S	S + 10 → S	Used to 'clean up' stack
LEAX 5, S	S+5 → X	Transfers as well as adds

MUL

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multipleprecision multiplications.

Long and Short Relative Branches

The HD6309E has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64k memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

SYNC

After encountering a Sync instruction, the MPU enters a Sync state, stops processing instructions and waits for an interrupt. If the pending interrupt is non-maskable (FIRQ, IRQ) with its mask bit (F or I) clear, the processor will clear the Sync state and perform the normal interrupt stacking and service routine. Since FIRQ and IRQ are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (FIRQ, IRQ) with its mask bit (F or I) set, the processor will clear the Sync state and continue processing by executing the next inline instruction. Figure 17 depicts Sync timing.

Software Interrupts

A Software Interrupt is an instruction which will cause an interrupt, and its associated vector fetch. These Software Interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this HD6309E, and are prioritized in the following order: SWI, SWI2, SWI3.

16-Bit Operation

The HD6309E has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

CYCLE-BY-CYCLE OPERATION

The address bus cycle by-cycle performance chart illustrates the memory access sequence corresponding to each possible instruction and addressing mode in the HD6309E. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this

OHITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 295

2

technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart. VMA is an indication of FFFF₁₆ on the address bus, R/\overline{W} = "High" and BS = "Low". The following examples illustrate the use of the chart; see Figure 18.

Example 1: LBSR (Branch Taken)
Before Execution SP = F000

\$8000		LBSR		CAT
\$A000	САТ			
				CLE FLOW
Cycle #	Address	Data	R/W	Description
1	8000	17	ì	Opcode Fetch
2 3	8001	1F	1	Offset High Byte
3	8002	FD	1	Offset Low Byte
4	FFFF		1	VMA Cycle
5	FFFF		1	VMA Cycle
6	FFFF	*	1	VMA Cycle
7	FFFF	*	i	VMA Cycle
8	EFFF	03	ó	Stack Low Order
9	EFFE	80	0	Byte of Return Address Stack High Order Byte of Return
				Address

Example 2: DEC (Extended)

\$8000	DEC	2	\$A(000
\$A000	FCI	3	\$80)
		CYCL	E-BY-CY	CLE FLOW
Cycle #	Address	Data	R/W	Description
1	8000	7A	1	Opcode Fetch
2	8001	A0	1	Operand Address,
				High Byte
3	8002	00	1	Operand Address,
				Low Byte
4	FFFF		1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF		1	VMA Cycle
7	A000	7F	0	Store the Decre-
				mented Data
* The da	ta hue hae th	a data at	that nor	tioular address

* The data bus has the data at that particular address.

SLEEP MODE

During the interrupt wait period in the SYNC instruction (the SYNC state) and that period in the CWAI instruction (the WAIT state), MPU operation is halted and goes to the sleep mode. However, the state of I/O pins is the same as that of the HD6809E in this mode.


HD6309E INSTRUCTION SET TABLES

The instructions of the HD6309E have been broken down into five different categories. They are as follows:

8-Bit operation (Table 4) 16-Bit operation (Table 5) Index register/stack pointer instructions (Table 6) Relative branches (long or short) (Table 7) Miscellaneous instructions (Table 8)

HD6309E instruction set tables and Hexadecimal Values of instructions are shown in Table 9 and Table 10.

OHITACHI




2


Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

297


OHITACHI








2





Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
СМРА, СМРВ	Compare memory from accumulator
COM, COMA, COMB	Complement accumultor or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location

Table 4 8-Bit Accumulator and Memory Instructions

OHITACHI

(Continued)

Mnemonic(s)	Operation	
MUL	Unsigned multiply $(A \times B \rightarrow D)$	
NEG, NEGA, NEGB	Negate accumulator or memory	
ORA, ORB	Or memory with accumulator	
ROL, ROLA, ROLB	Rotate accumulator or memory left	
ROR, RORA, RORB	Rotate accumulator or memory right	
SBCA, SBCB	Subtract memory from accumulator with borrow	
STA, STB	Store accumulator to memory	
SUBA, SUBB	Subtract memory from accumulator	
TST, TSTA, TSTB	Test accumulator or memory location	
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)	

Table 4 8-Bit Accumulator and Memory Instructions (Continued)

(NOTE) A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 5	16-Bit Accumulator	and Memory	Instructions
---------	--------------------	------------	--------------

Mnemonic(s)	Operation
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U or PC
	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U or PC
TFR R, D	Transfer X, Y, S, U or PC to D
1111111	

(NOTE) D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 6 Index Register Stack Pointer Instructions

Mnemonic(s)	Operation
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from user stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)

Mnemonic(s)	Operation
	SIMPLE BRANCHES
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BMI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBCS	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
	SIGNED BRANCHES
BGT, LBGT	Branch if greater (signed)
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BLE, LBLE	Branch if less than or equal (signed)
BLT, LBLT	Branch if less than (signed)
	UNSIGNED BRANCHES
BHI, LBHI	Branch if higher (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BLS, LBLS	Branch if lower or same (unsigned)
BLO, LBLO	Branch if lower (unsigned)
	OTHER BRANCHES
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never

Table 7 Branch Instructions

Table 8 Miscellaneous Instructions

Mnemonic(s)	Operation
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

ФНІТАСНІ

ACCM REG DIRECT EXTND IMMED INDEX RELATIVE DESCRIPTION INSTRUCTIONS/ EFHINZVC OP - # OP - \$ FORMS • • • . • . . B + X → X ٠ 3A 3 1 ABX (UNSIGNED) 1 • 1 t 1 t $A + M + C \rightarrow A$. • 2 2 A 9 4 + 2 + 4 2 B9 5 3 8 9 99 ADCA ADC 1 1 1 1 B+M+C→B • • 1 ٠ 3 C 9 2 2 F 9 2 E 9 4 + 2 + D9 4 5 ADCB • 1 . 1 t 1 1 ۲ 2 AB 4 + 2 + A + M→A 4 2 BB 5 3 8 B 2 9 B ADD ADDA 1 1 • t ٠ 1 1 B + M→B 3 CB 2 2 EB4+2+ 4 2 FB 5 ADDB DB • • ٠ • 1 1 1 1 t 3 E 3 6 + 2 + $D + M:M + 1 \rightarrow D$ D 3 6 2 F 3 7 3 C 3 4 ADDD 1 R 🗨 • • • • 1 A∧M→A 3 84 2 2 44 4 + 2 + 94 4 2 B4 5 AND ANDA R . . ٠ ۰ • 1 : Ì D4 4 2 F4 5 3 C4 2 2 E4 4+ 2+ $B \land M \rightarrow B$ ANDB CC∧IMM→CC a 103 2 ANDCC • 1 1 1 1 8 • ۲ ASLA 48 2 1 ASL 1 1 1 1 • • ₿ ۲ в ASLB 58 2 1 • 1 t 1 1 • ₿ ٠ 686+2+ м С b, b. 6 2 78 7 3 ASL 0.8 1 t : ٠ ₿ • • • 47 2 ASR ASRA 1 ě 1 • t ₿ • 1 в . ASRB 57.2 1 1 . 1 . • ⊛ • 1 м 676+2+ 07 6 2 77 7 3 ASR ь, h. • ٠ • • • • ٠ • 24 3 2 Branch C = 0BCC BCC • • • • • • • . Long Branch 10 5(6) 4 LBCC C = 024 • • • Branch C = 1 • ٠ ۰ . . 25 3 2 BCS BCS . • . • • • . 1 0 5(6) 4 Long Branch LBCS C = 1 25 . • • • ۲ • . . 27 3 2 Branch Z = 1 BEQ REO • • • • • • • . 10 5(6) 4 Long Branch LBEQ 27 Z = 1• • • • • N⊕V = 0 • • . 2 C 3 2 Branch BGE BGF • • Long Branch 10 56 4 LBGE N⊙V = 0 2 C • ٠ • • • Branch $Z \vee (N \oplus V) = 0$. • • 2 E 3 2 BGT BGT • • • Long Branch 10 516 4 LBGT $\mathbf{Z} \vee (\mathbf{N} \odot \mathbf{V}) = \mathbf{0}$ 2 E ۰ ۲ • • • . . Branch $C \lor Z = 0$. 223 2 BHI BHI • • • • • . • • Long Branch 10 516 4 LBHS $C \lor Z = 0$ 2 2 • • • ۲ • . . • 3 2 Branch C = 024 BHS BHS ٠ . • • • ٠ • • 10 5(6) 4 Long Branch LBHS C = 0 24 • • • • 1 1 R ۰ Bit Test A (MAA) 2 B 5 5 3 8 5 2 2 A 5 4 + 2 95 4 BIT BITA R ۲ • • • . 1 1 2 E 5 4 + 2 + Bit Test B (M A B) F 5 5 3 6 5 2 4 2 D 5 BITB Branch $\mathbf{Z} \vee (\mathbf{N} \oplus \mathbf{V}) = 1$ ٠ ٠ . • • ٠ ٠ • 2F 3 2 BLE BLE • • . • • ٠ ۰ . Long Branch 1 0 5 6 4 LBLE $Z \vee (N \oplus V) = 1$ 2 F • • ۲ • ۲ • • C = 1 . 25 3 2 Branch BLO BLO • • • • • . . . 1 0 5 (6) 4 Long Branch LBLO 25 C = 1. . • . . . e Branch $C \lor Z = 1$ ٠ 23 3 2 BLS BLS • • • . . . • . Long Branch 1 0 5 16 4 LBLS $C \lor Z = 1$ 23 ٠ • . • ٠ . . 2 D 3 Branch N(+)V = 1 . 2 BLT BLT • • • • • • • 10 5 (6) Long Branch . 4 LBLT 2 D $N \oplus V = 1$ • • • . • ٠ . 2 B 3 2 Branch N = 1 . BMI BMI • • • • • . . Long Branch 1 0 5 16) 4 LBMI 2 B N = 1(Continued)

Table 9. HD6309E Instruction Set Table

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 303

2

Powered by ICminer.com Electronic-Library Service CopyRight 2003

7 6 5 4 3 2 1 0

UPUNS OP \mathbf{v} \mathbf{P} \mathbf{V}		UCTIONS/	AC	ĊМ	RE	G I	JRE	CT		хт	_	_	мм					RE			DECODIDITION	7	6	5	4	3	2	1	1
LBNE HI'L LINP	FC	JKMS	01	' ↓ ~	#	01	P ~	#	01	' -	#	0	4~	#	0	P -	. #	OP	-6	*	DESCRIPTION	E						v	
LBNE HPL L	BNE	BNE									1							20	12	1.	Branch 7 - 0							1_	1
HTL		LBNE			1				1										+			-	1 -	-	-	-	1 -		1
MPL LRPL LRPL LBRA RRN HFA LBRA LBRA LBRA LBRA RRN HFA LBRA LBRA LBRA LBRA LBRA LBRA RRN HFA LBRA LBRA LBRA LBRA LBRA LBRA LBRA LBR		20010																		4		•	•	•	•	•	•	•	
LBPL Image: Construction of the second o	ыл	BD										1																İ.	
BRA HRA LBRA HRA LBRA HRA LBRA LBRA <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>1</td><td></td><td></td><td></td><td>1</td><td></td><td>•</td><td>•</td><td></td><td></td><td>•</td><td>•</td><td></td><td></td></t<>																1				1		•	•			•	•		
HRA LBRA HRN HRA LBRN HRA LBRN HRA LBRN LBRA HRN LBRA LBR LBRA LBRA LBRA LBRA LBRA LBRA LBRA LBRA LBRA LBRA LBRA LBRA <thlbra< th=""> LBRA <thlbra< th=""></thlbra<></thlbra<>		LDFL				1						1				1			5 (6	4		•	۲	•			•		• [•
LIRA BRN LIRA BRN LIRA BRN LIRA BRN LIRA BRN LIRA BRN LIRA BRN LIRA LIRA LIRA BRN LIRA LIRA LIRA LIRA LIRA LIRA LIRA LIRA LIRA LIRA LIRA LIRA <thlira< th=""> LIRA LIRA</thlira<>					1											1						1				1		1	
HRN BRN LBRN <	ВКА											1						2 0	3	2	Branch Always	•	•					•	
HRN BRN LBRN I		LBRA										1	1					1 6	5	3	Long Branch Always		•						
LBRN LBRN LBSR	BRN	BRN															1	21	3	2	Branch Never								
HSR BSR LBSR BSR		LBRN											1				i i	1 0	5	4	Long Branch Never				-	1 -			
LBSR LBSR I<												ĺ						21			-			-		ľ			
LBSR LBSR LBSR I <thi< th=""> I <thi< td=""><td>ысы</td><td>BCD</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></thi<></thi<>	ысы	BCD																											
LBSR I <td>DOK.</td> <td>BSK</td> <td></td> <td>1</td> <td></td> <td></td> <td>1</td> <td>1</td> <td></td> <td>1</td> <td></td> <td> </td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td> 8 D</td> <td>17</td> <td>2</td> <td></td> <td>•</td> <td>•</td> <td>•</td> <td>•</td> <td></td> <td>•</td> <td>•</td> <td></td>	DOK.	BSK		1			1	1		1			1					8 D	17	2		•	•	•	•		•	•	
BVC					1	1	1	1				1	1		1	1		1					ł	1					1
LBVC LBVC <thlbvc< th=""> LBVC LBVC <th< td=""><td></td><td></td><td></td><td></td><td>1</td><td></td><td></td><td></td><td>1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>ļ</td><td>17</td><td>9</td><td>3</td><td>Subroutine</td><td>•</td><td>•</td><td>•</td><td>•</td><td>•</td><td>•</td><td>•</td><td></td></th<></thlbvc<>					1				1								ļ	17	9	3	Subroutine	•	•	•	•	•	•	•	
BVS LHVS	RVC					1			1				1		1	1		28			Branch V = 0	•	•	•	•	•	•	•	
BVS BVS LBVS $V = 0$		LBVC	1			}			1						1	1		10	5 (6)	4	Long Branch		٠	•	•	•	•	۲	
LHVS CLR CLR CLR CLR CLR CLR CLR CLR														1			1	28			V ≈ 0			1			1		
LHVS CLR CLRA 4F 2 1 1 CLRB 5F 2 1 0 CLR CLRB 5F 2 1 0 CLR CLRB 5F 2 1 0 CLR 0FMP CLR 10 14 2 F1 5 3 81 2 2 A 14 + 2 + 0 CMP CLR 10 14 2 F1 5 3 81 2 2 A 14 + 2 + 0 CMP CLR 10 7 3 10 8 4 10 5 4 10 7 + 3 + 0 CMP CMP CMP 10 7 3 10 8 4 10 5 4 10 7 + 3 + 0 CMP CMP 10 7 3 10 8 4 10 5 4 10 7 + 3 + 0 CMP CMP 10 7 3 10 8 4 10 5 4 10 7 + 3 + 0 CMP 2 MP CMP 11 7 3 11 8 4 11 5 4 11 7 + 3 + 0 CMP 2 MP 2	BVS				ŀ						1		1			1	1	2 9	3	2	Branch V = 1		•	•	•	•	•	•	
CLR CLR F 2 1 C R S R <td></td> <td>LBVS</td> <td></td> <td>10</td> <td>5 (6)</td> <td>4</td> <td>Long Branch</td> <td>- i</td> <td></td> <td></td> <td></td> <td></td> <td>i i</td> <td></td> <td></td>		LBVS																10	5 (6)	4	Long Branch	- i					i i		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$										1								2.9			-	-	•	-	-	•	–	•	1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	LR	CLRA	4 F	2	1											1		1					-						1.
$\begin{array}{c c c c c c c c c c c c c c c c c c c $					1.				1			[1											
$\begin{array}{c c c c c c c c c c c c c c c c c c c $					1.	0 5			1.0	1,	1			1		<u>ا</u> ر .		Ι,					•	· •					F
CMPB CMPB CMPD Image: Compare Minormal matrix matri	MD										1												-	· •	-				R
CMPD 10 7 3 10 8 4 10 7 3 10 8 4 10 7 3 10 8 4 10 7 3 10 8 4 10 7 3 10 8 4 10 7 3 10 8 4 11 7 3 11 7 3 11 7 3 11 7 3 11 7 3 11 7 3 11 7 3 11 7 3 11 7 3 11 7 3 11 7 3 10 7 3 10 7 3 10 7 3 10 7 3 10 7 3 10 7 3 10 7 3 10 7 3 10 7 3 10 7 3 10 7 3 10 7 3 10 7 3 10 7 3 10 7 3 10								1														1 - 1	-		- ·	1			11
CMPS 9 8 8 8 8 1 7 3 1 8 4 1 7 3 1 8 4 1 7 3 1 8 4 1 7 3 1 8 4 1 7 3 1 8 4 1 7 3 1 8 4 1 7 3 1 8 4 1 7 3 1 8 4 1 7 3 1 8 4 1 7 3 1 8 4 1 7 3 1 8 4 1 7 3 1 8 4 1 7 3 1 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td>(</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>•</td> <td>٠</td> <td>8</td> <td>•</td> <td>1</td> <td>t</td> <td>1</td> <td>1</td>							1				1		(•	٠	8	•	1	t	1	1
CMPS I <td></td> <td>CMPD</td> <td></td> <td></td> <td></td> <td>1</td> <td>7</td> <td>3</td> <td>1</td> <td>8</td> <td>4</td> <td>1</td> <td>5</td> <td>4</td> <td>10</td> <td>7 +</td> <td>3+</td> <td></td> <td></td> <td>- 1</td> <td>Compare M:M + 1</td> <td>•</td> <td>۰</td> <td>•</td> <td>•</td> <td>1</td> <td>11</td> <td>1</td> <td>1:</td>		CMPD				1	7	3	1	8	4	1	5	4	10	7 +	3+			- 1	Compare M:M + 1	•	۰	•	•	1	11	1	1:
CMPU $0 = 1$ $1 = 1$ $3 = 1$ $8 = 1$ $8 = 1$ $4 = 1$ $7 = 3 + 1$					(9 3		i i	B 3			83			A 3						from D								
CMPU 9 C 9 C 8 C 8 C A C From S CMPX 9 C 6 2 8 C 8 C A C Compare M:M + 1 9 C 6 2 8 C 7 3 8 C 4 11 7 3 A C Compare M:M + 1 CMPX 9 C 6 2 8 C 7 3 8 C 4 10 5 4 11 7 + 3 + Compare M:M + 1 CMPY 10 7 3 10 5 4 10 5 4 10 7 + 3 + Compare M:M + 1 CMPY 100 7 3 10 5 4 10 5 4 10 7 + 3 + Compare M:M + 1 From X Compare M:M + 1 from X Compare M:M + 1 from X 0 0 1 1 1 COM COMA 43 2 1 3 3C 20 2 63 6 + 2 + Compare M:M + 1 $\overline{Tom X}$ COM COMA 43 2 1 3 3C 20 2 63 6 + 2 + $\overline{M \rightarrow M}$ DEC 2 1		CMPS				11	7	3	111	8	4	11	5	4	11	7 +	3 +				Compare M:M + 1		•	•	•	1:	1	1	1 1
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			11			90		1	BC			8 C			AC						from S		-						
CMPX 9 3 9 3 9 3 9 3 8 3 A 5 A 3 A 5 A 3 A 3 A 3 A 5 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 5 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 3 <th< td=""><td></td><td>CMPU</td><td></td><td></td><td></td><td>11</td><td>7</td><td>3</td><td>11</td><td>8</td><td>4</td><td>11</td><td>5</td><td>4</td><td>11</td><td>7 +</td><td>3+</td><td> 1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>1</td><td>•</td><td>+</td><td>1</td></th<>		CMPU				11	7	3	11	8	4	11	5	4	11	7 +	3+	1								1	•	+	1
CMPX 9 C 6 2 B C 7 3 8 C 4 10 7 3 A C 6 2 Compare M:M + 1 CMPY 100 7 3 10 8 4 10 5 4 10 7 3 10						93			83			83					1						•	•		•	•	•	1.
CMPY CMPY Image: Constraint of the sector of the sec		СМРХ					6	2	- ·	7	3		4	1			2+												1:
$\begin{array}{c c c c c c c c c c c c c c c c c c c $					-	1.0	ľ	-	1.00	1	ľ	00	1	1	nu		12 '	1					•	•	•	+	•	+	1+
COM COMA 43 2 1 9 C B C A C A C A C $from Y$ COMB 53 2 1 0 3 6 2 7 3 3 C 20 2 4 C A C $B \rightarrow B$ COM 0 3 6 2 7 3 3 C 20 2 6 3 6 + 2 + A C $B \rightarrow B$ CWA1 0 3 6 2 7 3 3 C 200 2 6 3 6 + 2 + A C $B \rightarrow B$ DAA 19 2 1 a <td></td> <td>CMPV</td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>1</td> <td>1.0</td> <td></td> <td></td> <td></td> <td>e.</td> <td></td> <td></td> <td>1.</td> <td>.</td> <td> </td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td>_</td> <td>-</td> <td></td> <td></td> <td></td> <td>Ι.</td>		CMPV					-	1	1.0				e.			1.	.						_	_	-				Ι.
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Cim I					11	3		•	4		3	1			3+		- 1				•		•		1	1	1
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	YOM (CO144			١.	90		1	n C			a C	1		IVC		1			1			_ 1						
COM Image: Communication of the second state of the second	m														1	ļ						-	-	- 1					s
WAI 19 2 1 - <td></td> <td></td> <td>53</td> <td>2</td> <td>1</td> <td></td> <td>1.</td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td></td> <td>•</td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td>s</td>			53	2	1											1.					_		•	-					s
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		COM				03	6	2	73	7	3				63	6 +	2 +						•	•	•	1	1	R	s
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$:WAI					[3C	≥20	2			1					s	- (-	\rightarrow		Ø	-	-	÷)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						1		ļ													Wait for Interrupt							İ	ł
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			19	2	1																Decimal Adjust A		•	•	•	1	:	۲	:
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	NEC .	DECA	4 A	2	1																A – 1 → A		•						•
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		DECB	5 A	2	1																		õ.		ā				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		DEC				0 A	6	2	7.4	7	3				6 4	6 +	2 +						<u> </u>		-				
BORB D8 4 2 F8 5 3 C8 2 Z K0 T T K0 T T R XG R1. R2 1 E R 2 F8 5 3 C8 2 Z E8 4 2 F S T T R XG R1. R2 1 E R 2 I I I I R	OR											8 8	,	,								-	- 1	- 1					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							4															-	-	- 1	- 1				•
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	xG		1, -	ا ر	.,	1 ° °	1	'	' °	,	3	- 0	4	1	E 6	• •	4 T						•	•		+	+	ĸ	٠
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						[J			1.1+		_	- 1	_		_	Γ
INC $0 C 6 2 7 C 7 3$ $6 C 6 + 2 +$ $M + 1 - M$ MP $0 E 3 2 7 E 4 3$ $6 E 3 + 2 +$ $E A G \rightarrow PC$																							•	•	- 1				•
MP $0E 3 2 7E 4 3 6E 3 2 + 2 + EAD + PC 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 $			5 C	2																			•	•	•	:		1	•
		INC																1		ļ	M + 1 → M		•	•	•	:	:	1	•
	MP					0 E	3	2	7 E	4	3				6 E	3 +	2 +				EA③→PC		•	•	•	•	•	•	•
SR 9D 7 2 BD 8 3 AD 7 2 + Jump to Subroutine 0 0 0 0 0	SR					9 D	7	2	BD	8	3				A D	7+	2 +].	Jump to Subroutine		•	•	•	•	•	•	

(Continued)

OHITACHI

INSTR	UCTIONS/	ACC	М	REG	0	ÎRE		_	EXT			IMM						REI O P		IVE	DESCRIPTION	7 E	6 F	5 H	4	3 N			0 C	
FC	ORMS	OP	~	#	01	· ~	#	: 0	P -	#	0	P ~	+	# 0)P	-		100	~3	*		-		ta		1	1	R	-	1
5	LDA				9 6	5 4	2	в	6 5	3	8 8	6 2		• 1	16		2 +			ļ	M→A	•	•				í	-		1
-	LDB			Ì	D		2	F	6 5	3	1 c	6 2	:		5 6				1		M→B	•	:							1
	LDD				D	: 5	2	? F	cle	1 3	3 C	c 3	1		EC					ĺ	M:M + 1 → D		ž							. 1
	LDS			Į	11	0 6	3			14	1 1	0	١Ì.		10	5+	3 +	۰İ	ļ		M:M + 1 → S		•		-	1.			1	1
				l	D	E		F	ε		c	E			EE		Į						•			1 1	1	R		.
	LDU	1		1	D	E 5	5 2	2 F	E	5 :	3 C	: E :	3		EE						M:M + 1 → U			-	1-			- 1		- 1
	LDX				9	E 5	; ;	2 8	E	5 :	3 8	E	3		AE						M:M + 1 → X	-		1 -	1 -			t		- 1
	LDY		l		1	0 e	5 :	3 1	0	7 4	4 1	0	4	4	10	6 +	3 +				M:M+1→Y		•		-	1.	1.			
					9	E		E	BE		8	BE			A E				1			 _'						1.		
EA	LEAS								- Í				-1		32				1		EA(3)→S									
	LEAU												1		33				1		EA③→U		-							5
	LEAX					1									30				1	1	EA③→X									
	LEAY		1												31	4 +	2.	+			EA(3)→Y	•	•	/ -	ا	1	•			
								1											1	1		-					1 1	. .		t
LSL	LSLA	4 8	2	1	1				1				1							1										i
-36	LSLB	5 8			1																 ₿ } 		•			-		1		:
	LSL	1.	1 -	1		8	6	2	78	7	3	- 1	- 1		68	6 1	2	+		ĺ.	M C by b.			' •	' I •	"	• •	• `	1	•
	1.36		1		ľ		٠	-	- 1														١.,		1.					
LSR	LSRA	4	2		1										l				1			•	•		- 1 -	- 1		· ·		1
LOK	LSRA	5			1			1							l		1					1	-	1			· 1	- L I	- 1	1
	LSRB	3,	' '			4	6	2	74	7	3				6 4	6	+ 2	+		1	W) «Junnin J	i]•		Þ١٩	• [•		R	1		1
	LOK			ļ	ľ	· •	1	~	•	<u>[]</u>	-				1					1	b, b, C	1	1					.		æ
				J.,	.			1							1			1			A×B→D	•				• •	•	1	• '	9
MUL		3	יוי	1	1				- 1												(Unsigned)	1		1					. 1	
					.																A + 1 → A		۰i ۹					÷ 1		1
NEG	NEGA	4		1	1		Ì														$\overline{B} + 1 \rightarrow B$	•		• a	B			· 1		ţ
	NEGB	5	0 2	2	1				2.0	-	3				6.0	6	+ 2	4			<u>M</u> +1→M		۱I.		8) (•	1	:		ţ
	NEG					0 0	6	2	70	1	3				0		1			i	No Operation	1.		• •		• •	•	•	•	•
NOP		1	2	2	1		ļ			-		8 A	2		A /		12			1	A∨M→A			•] •	•	•	1	1	R	•
OR	ORA		i			9 A	4		ΒA						E						B∨M→B			•	• •	•	1	:	R	•
	ORB				1	DA	4	2	FA	5	3	C A 1 A	2	2	E'	1.	1		ļ		CCV IMM-CC	1.	+	-+	-+	ወ∔	+		- +	-)
	ORCC	- í				- 1			1			IA	3	12		1		1			Push Registers on			۰ŀ			•	۰ļ		
PSH	PSHS	3	4 þ •	ŝ	2				1			1		1							S Stack							1		
			1									1									Push Registers on	1.		•	•		•	•Ì	•	
	PSHU	3	6 5.	Î	2						l					i.		- 1			U Stack	1		-	- 1	-			ĺ	
		- 1-										1					1				Pull Registers		<u>ب</u>			0+		_		L)
PUL	PULS	3	5 5	\$	2			ļ	1									1			from S Stack		·		1	Ŭ				
			1																1		1		.1							L,
	PULU	3	75	٠î	2				i i	ļ	1							1		1	Pull Registers from U Stack		` [1	~	. 1			
				1																1	from U Stack		1							
		1					1												1				1				:	:	1	1
ROL	ROLA	- 14	9	2	1			1				1	1			1						לור						ī	1	
	ROLB			2	1					1	1									- 1	│ [₿] ╎ ∁╡╢╢╢╢	<u>ا</u> له						1	ī	
	ROL	- 1				0 9	6	2	7 9	7	3		1		6	9 1	5+	2 +			M C b, - b.			•	•		· ·	•	•	
		1				1	1	1	1	1			1	1	l							.					1	1	•	İ
ROR	RORA	- I.	16	2	1	1											1		ļ		^]		1					1		
AUA	RORB		5 6	2	i	1				1				1							│ [₿] ╎ <mark>└╶╻┓┓┱┱┱</mark> ╗	LI!								
	ROR	ľ		-	1	0 6	6	2	7 6	5 7	3				6	6	6 +	2 +		1			•	•	•	-	1+1	<u>۱</u> •	i T	1
1					1	1	1			1													1			-				1
RTI			3 В	6/15	1		1										i			ĺ	Return from	- {	1			Ð		Γ	1	Τ
A.I.					1																Interrupt				-			-		
DTC		1	3 9	5	1			1													Return from		•	•	•	•				
RTS				3	1.					1	1										Subroutine						1.	Ι.	1.	
	CDC 1				ļ.	9 2	2 4		В	2 5	1 5	3 8	2	2	2 /	12	4 +	2 +		l	A-M-C→A		•	٠	8	•		1	t	
SBC	SBCA				1	D	- i - '		2 F			3 0						2 +			B − M − C → B	ļ	•	۲	₿	•		1	1	
1	SBCB	- 1			1.	10:	4	1	ľ	ໍ່	` *	1	-	-	- I'	- "		1			Sign Extend B into A		•	•	•	•	1	1	•	1
SEX			1 D	2	1																(Bのビノト7=1 FF→1	A			1	ì i	1		1	
																		1			Bのビット7=0 0→				ļ				1	ļ
ł					1	ļ			1											ĺ				1	1	1		1	1	
																									1			5	1	- 1

	UCTIONS/		çм			IRE	СТ	E	XTI	٩N	1	MM	ED	11	DE:	ΧÐ	RE	LAT	IVE		7	6	5	4	3	2	1	T
FO	RMS	OP	- 1	#	OP	-	#	OP	-	#	OP	~	#	OF	~	#	OP	-6	#	DESCRIPTION	E	F	H		Ň	Z	v	+
sr	STA				97	4	2	B 7	5	3	Τ	1	Γ	1. 7		2 +	T			A→M	-			t-	+ -	1		╈
	STB		ļ	1	D 7	-		F 7	-	3						2 +				A→M		•			1	1	R	
	STD			ł	DD	1.		FD		3		1				2 +				$D \rightarrow M:M + 1$					1	1	R	
	STS				10				7	4				1		3 +		Í		S→M:M+1					1	1	R	1
					DF	1 -	ľ	FF	'		1			EF		3 +				S→M:M+1	•		•	•	1	1	R	1
	STU				DF		2	FF	6	3		ł			1	2 +				11 M.M.			-		Ι.			
	STX				9 F	1 -	1 -	BF	- I	3				1		2 +				U→M:M + 1 X→M:M + 1					1	t	R	1.1
	STY				10	1.	3	10	7	4					4	3 +				-					1	I.	R	1.1
					9 F	1 ·	1	BF						AF	· ·	3 4	1			Y→M:M+1	•	•	•	•	II	1	R	
				ļ																						ĺ		ļ
SUB	SUBA				90	4	2	во	5	3	8 0	2	2	A 0	4 +	2 +				A∼M→A			8		1	1		
	SUBB		İ –		D 0	4	2	FO	5	3	CO	2	2	E 0	4 +	2 +				B – M → B		•	8		1	1	ī	
	SUBD			ļ	93	6	2	B 3	7	3	83	4	3	A 3	6+	2 +				$D - M:M + 1 \rightarrow D$				•		÷	÷	
SWI	SWIG	3 F	19	1			1													Software interrupt 1	s	s		s				
	SW126	10	20	2	Ι.															Software interrupt 2	s							
		3 F												ĺ.								Ξ.	-	–	-			1
	SWI3@	11		2												Ι,				Software interrupt 3	s	•	•	•	•	•	•	
		3 F				1		11														-	-	-	-	-	-	1
SYNC		13	≥4	1												í				Synchronize to		•	•	•	•	•	•	
																				interrupt		-	-	-	-	-	-	1
TFR	R1. R2	1 F	6	2						1									1	R1 → R22	1.4			-09-				ļ,
TST	TSTA	4 D	2	1						i										Test A		•	•	ŏ	1	1	R	
	TSTB	5 D	2	1																Test B		ē			1		R	
	TST	1			0 D	6	2	7 D	7	3				6 D	6 +	2+			1	Test M		-	-	-	1	i	R	

(NOTES)

- (i) This column gives a base cycle and byte count. To obtain total count, and the values obtained from the INDEXED ADDRESSING MODES table.
 (i) This column gives a base cycle and byte count. To obtain total count, and the values obtained from the INDEXED ADDRESSING MODES table.
 (ii) The 8 bit registers are: X, 9, C, DP
 (iii) The 16 bit registers are: X, Y, U, S, D, PC
 (iiii) EA is the effective address.
 (iiii) The 75H and PUL instructions require 5 cycle plus 1 cycle for each byte pushed or pulled.
 (iii) Sf6) means: 5 cycles if branch not taken, 6 cycles if taken.
 (iiii) SWI sets 1 and F bits. SWI2 and SWI3 do not affect 1 and F.
 (iii) Conditions Codes set as a direct result of the instruction.
 (iii) Special Case Carry set if 67 is SET.
 (iiii) Condition Codes set as a direct result of the instruction if CC is macified, and not affected otherwise.

- Condition Codes set as a direct result of the instruction if CC is specified, and not affected otherwise. LEGEND: ÕF zv
 - Operation Code (Hexadecimal) Number of MPU Cycles Number of Program Bytes Arithmetic Plus ~

 - #+

 - Arithmetic Minus Multiply
 - 21 | 21× Complement of M

 - Transfer Into Half-cerry (from bit 3) Negative (sign bit)

- Zero (byte)
- Overflow, 2's complement č
- Carry from bit 7 Test and set if true, cleared otherwise Ŧ
- . Not Affected
- ĊC Condition Code Register
- Concatenation ÷ V
- Logical or Logical and Â
- æ Logical Exclusive or



Table 10 Hexadecimal Values of Machine Codes

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	*	OP	Mnem	Mode	~	#
-		-	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
00	NEG	Direct	0	4	31	LEAY		4+	2+	61	•	†		
01	•	T			32	LEAS	L ↓	4+	2+	62	•			_
02			6	2	33	LEAU	Indexed	4+	2+	63	COM		6+	2+
03	COM	1	6	2	34	PSHS	Implied	5+	2`	64	LSR		6+	2+
04	LSR		0	-	35	PULS	` ≱	5+	2	65	•		_	_
05			6	2	36	PSHU		5+	2	66	ROR		6+	2+
06	ROR	1	6	2	37	PULU		5+	2	67	ASR		6+	2+
07	ASR	ļ	6	2	38	+				68	ASL, LS	iL	6+	2+
08	ASL, LSL		6	2	39	RTS		5	1	69	ROL	1	6+	2+
09	ROL		6	2	3A	ABX	+	3	1	6A	DEC		6+	2+
0A	DEC		0	4	38	RTI	Implied	6, 15	1	6B	•			_
OB	•		6	2	30	CWAI	Immed	≥ 20	2	6C	INC		6+	2+
0C	INC		-	2	3D	MUL	Implied	11	1	6D	TST		6+	2+
OD	TST	1	6		3E	*				6E	JMP	*	3+	2+
0E	JMP		3	2	3E 3F	SWI	Implied	19	1	6F	CLR	Indexed	6+	2+
OF	CLR	Direct	6	2	35	3111								
					40	NEGA	Implied	2	1	70	NEG	Extended	7	3
10) See	-		-	40	•				71	•	≜		
11	Next Page	-	-	-	41	•	T			72	•			
12	NOP	Implied	2	1		COMA		2	1	73	COM		7	3
13	SYNC	Implied	≧4	1	43	LSRA	1	2	1	74	LSR	1	7	3
14	•				44	LSRA		-	•	75	•			
15	•				45	-		2	1	76	ROR		7	3
16	LBRA	Relative	5	3	46	RORA		2	1	77	ASR		7	3
17	LBSR	Relative	9	3	47	ASRA		2	i	78	ASL, L	SL	7	3
18	•				48	ASLA, LSLA	1	2	÷	79	ROL		7	3
19	DAA	Implied	2	1	49	ROLA		2	i	7A	DEC		7	3
1A	ORCC	Immed	3	2	4A	DECA		4		7B				
18	•	-			48	•		2	1	70	INC	1	7	3
10	ANDCC	Immed	3	2	4C	INCA		2	1	70	TST		7	3
10	SEX	Implied	2	1	4D	TSTA	1	2	•	7E	JMP	1	4	3
1E	EXG	1	8	2	4E	•		2	1	76	CLR	Extended	7	3
1F	TFR	Implied	6	2	4F	CLRA	Implied	2	•		02.11			
							Implied	2	1	80	SUBA	Immed	2	2
20	BRA	Relative	3	2	50	NEGB	Impied	2	•	81	CMPA		2	2
21	BRN		3	-2	51	•	Ť			82	SBCA		2	2
22	BHI		3	2	52	-	1	2	1	83	SUBD		4	3
23	BLS		3	2	53	COMB		2	1	84	ANDA		2	2
24	BHS, BCC		3	2	54	LSRB		2		85	BITA		2	2
25	BLO, BCS		3	2	55	•		~		86	LDA		2	2
26	BNE		3	2	56	RORB		2	1	87			-	_
27	BEQ		3	2	57	ASRB	i	2		88	EORA		2	2
28			3	2	58	ASLB, LSLB		2	1		ADCA		2	2
29	-		3	2	59	ROLB		2	1	89 8A	ORA	· [2	2
2A			3	2	5A	DECB		2	1	8A 8B	ADDA	. 1	2	2
28			3	2	58	•	1					•	4	3
20			3	2	5C	INCB		2	1	8C	CMPX	Relative	7	2
20			3	2	5D	TSTB		2	1	8D	BSR	Immed	ŝ	3
26		1	3	2	5E	•	*			8E	LDX	1mmed	3	3
2F		Relative	3	2	5F	CLRB	Implied	2	1	8F	•			
26			-											

(to be continued)

LEGEND: ~ Number of MPU cycles (less possible push pull or indexed-mode cycles) # Number of program bytes * Denotes unused opcode

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 307

OHITACHI

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
90	SUBA	Direct	4	2	C6.	LD8	Immed	2	2	FC	LDD	Extended	6	3
91	CMPA		4	2	C7	•	4	-	-	FD	STD	A	6	3
92	SBCA	Ť	4	2	C8	EORB	T	2	2	FE	LDU	1	6	3
93	SUBD		6	2	C9	ADCB		2	2	FF	STU	Extended	6	3
94	ANDA		4	2	CA	ORB		2	2				•	•
95	BITA		4	2	СВ	ADDB		2	2					
96	LDA		4	2	cc	LDD		3	3		2 Byte	s Opcode		
97	STA		4	2	CD	•	*							
98	EORA		4	2	CE	LDU	Immed	3	3	1021	LBRN	Relative	5	4
99	ADCA		4	2	CF	•				1022	LBHI		5(6)	4
9A	ORA		4	2						1023	LBLS		5(6)	4
9B	ADDA		4	2	DO	SUBB	Direct	4	2	1024	LBHS, L	BCC	5(6)	4
9C	CMPX		6	2	D1	CMPB	▲	4	2	1025	LBCS, L	BLO	5(6)	4
9D	JSR		7	2	D2	SBCB		4	2	1026	LBNE		5(6)	4
9E	LDX	*	5	2	D3	ADDD		6	2	1027	LBEQ		5(6)	4
9F	STX	Direct	5	2	D4	ANDB		4	2	1028	LBVC		5(6)	4
					D5	BITB		4	2		LBVS		5(6)	4
A0	SUBA	Indexed	4+	2+	D6	LDB		4	2		LBPL		5(6)	4
A1	CMPA	4	4+	2+	D7	STB		4	2		LBMI		5(6)	4
A2	SBCA		4+	2+	D8	EORB		4	2		LBGE		5(6)	4
A3	SUBD		6+	2+	D9	ADCB		4	2		LBLT		5(6)	4
A4	ANDA		4+	2+	DA	ORB		4	2		LBGT	*	5(6)	4
A5	BITA		4+	2+	DB	ADDB		4	2		LBLE	Relative	5(6)	4
A6 A7	LDA STA		4+	2+	DC	LDD		5	2		SWI2	Implied	20	2
A8	EORA	1	4+ 4+	2+	DD	STD		5	2		CMPD	Immed	5	4
A0	ADCA		4+	2+ 2+	DE DF	LDU		5	2		CMPY	. ∓ .	5	4
AA	ORA		4+	2+	DF	STU	Direct	5	2	108E		Immed	4	4
AB	ADDA		4+	2+	EO	SUBB	Indexed	4+	2+		CMPD	Direct	7	3
AC	CMPX		6+	2+	EU E1	CMPB	Indexed	4+	2+ 2+		CMPY	Ť	7	3
AD	JSR		7+	2+	E2	SBCB	•	4+	2+	109E			6	3
AE	LDX	4	5+	2+	E3	ADDD		47 6+	2+	109F	CMPD	Direct	6 7+	3 3+
AF	STX	Indexed	5+	2+	E4	ANDB		4+	2+		CMPD	Indexed	7+	3+ 3+
	••••		0.	•	E5	BITB		4+	2+ 2+	10AC		I	/+ 6+	3+ 3+
80	SUBA	Extended	5	3	E6	LDB		4+	2+	10AE		Indexed	6+	3+ 3+
B1	CMPA	4	5	3	E7	STB		4+	2+		CMPD	Extended	8	4
82	SBCA		5	3	E8	EORB		4+	2+		CMPY		8	4
B 3	SUBD		7	3	E9	ADCB		4+	2+	10BE	-	T	7	4
84	ANDA		5	3	EA	ORB		4+	2+	10BF		Extended	, ,	4
B5	BITA		5	3	EΒ	ADDB		4+	2+	10CE		Immed	4	4
B6	LDA		5	3	EC	LDD		5+	2+	10DE		Direct	6	3
87	STA		5	3	ED	STD		5+	2+	10DF	STS	Direct	6	3
88	EORA		5	3	EE	LDU	↓	5+	2+	10EE	LDS	Indexed	6+	3+
89	ADCA		5	3	EF	STU	Indexed	5+	2+	10EF	STS	Indexed	6+	3+
BA	ORA		5	3						10FE	LDS	Extended	7	4
BB	ADDA		5	3	FO	SUBB	Extended	5	3	10FF	STS	Extended	7	4
BC	CMPX		7	3	F1	CMPB	A	5	3	113F	SWI3	Implied	20	2
BD	JSR		8	3	F2	SBCB		5	3	1183	CMPU	Immed	5	4
BE	LDX	*	6	3	F3	ADDD		7	3	118C	CMPS	Immed	5	4
BF	STX	Extended	6	3	F4	ANDB		5	3	1193	CMPU	Direct	7	3
					F5	BITB	1	5	3	119C	CMPS	Direct	7	3
CO	SUBB	Immed	2	2	F6	LDB		5	3		CMPU	Indexed	7+	3+
C1	CMPB	Ť	2	2	F7	STB		5	3	11AC		Indexed	7+	3+
C2	SBCB		2	2	F8	EORB		5	3		CMPU	Extended	8	4
C3 C4	ADDD	1	4	3	F9	ADCB		5	3	11BC	CMPS	Extended	8	4
C4 C5	ANDB BITB	V	2	2 2	FA	ORB		5	3					
00	0110	Immed	2	2	FB	ADDB	Extended	5	3					

(NOTE): All unused opcodes are both undefined and illegal

OHITACHI

NOTE FOR USE

Execution Sequence of CLR Instruction

Example: CLR (Extended)

\$8000 \$A000	CLR FCB	\$A000 \$80		
Cycle #	Address	Data	R/W	Description
1	8000	7F	1	Opcode Fetch
2	8001	A0	1	Operand Address,
-				High Byte
3	8002	00	1	Operand Address,
5	0000			Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF		1	VMA Cycle
7	A000	00	0	Store Fixed "00"
•				into Specified
				Location

* The data bus has the data at that particular address.

Cycle-by-cycle flow of CLR instruction (Direct, Extended, Indexed Addressing Mode) is shown below. In this sequence the content of the memory location specified by the operand is read before writing "OO" into it. Note that status Flags, such as IRQ Flag, will be cleared by this extra data read operation when accessing the control/status register (sharing the same address between read and write) of peripheral devices.

The Noise of HD6309E at Bus Outputs Changing

Period of the noise occurrence (reference data)

t = 6~34ns (Ta = -20°C)

t = 8~43ns (Ta = 25°C)

t = 12~54ns (Ta = 75°C)

We shall notify you of the noise of the HD6309E. The noise over 0.8V may appear on the output signals when data bus or address bus outputs change from "High" to "Low". Problems and countermeasure are shown as follows.

- (1) The Noise at Data Bus Outputs Changing ("High→"Low") Problem: The noise over 0.8V may appear on A₁₅~A₁₃, R/W outputs change (worst case; \$FF→\$00) as shown in Figure 19.
- E Q $D_e \sim D_7$ $A_{15} \sim A_{13}$ R/W t noise $t_{AD} = 110 \text{ ns}$

Noise peak (worst case); about 1.5V Test condition Te = -20°C V_{CC} = 5.5V Number of data bus lines switching from "High" to "Low" = 8 (§FF-s\$00) data bus load capacitance = 130pF



Countermeasure: If the noise level can not be reduced by controlling data bus load capacitance or reducing V_{CC} in your application system, connect damping resistors (about 100~150Ω) to data bus to reduce the noise level as shown in

Figure 20. Table 11 shows the relationship between damping resistors and electrical characteristics. Connecting damping resistors to data bus is effective to reduce the noise level as shown in Figure 21.




Figure 20 Connecting damping resistors to data bus

			R = 0Ω	R = 100 ~ 150Ω		
HD63B09E		$Ta = -20 \sim 0^{\circ}C$	20 ns	10 ns		
(2MHz)	tohw	Ta = 0~75°C	30 ns	15 ns		
HD63C09E	todw		70 ns	80 ns		
(3MHz)	tohw	Ta = −20~0°C	20 ns	10 ns		
	WHO	Ta = 0∼75°C	30 ns	15 ns		

Table 11 The relationship between damping resistors	and electrical characteristics
---	--------------------------------

OHITACHI





Figure 21 An example of the dependency of the noise voltage on damping resistors

2. The Noise at Address Bus Outputs Changing

("High" → "Low")

Problem: The noise over 0.8V may appear on BUSY, LIC,

AVMA outputs when address bus outputs change (worst case; \$FFFF→\$0000) as shown in Figure 22.



Noise peak (worst case); about 1.5V

Test condition

Ta = -20°C

 $V_{CC} = 5.5V$ Number of address bus lines switching from "High" to "Low" =

16 (\$FFFF-\$0000) address bus load capacitance = 90pF

Period of the noise occurrence (reference data)


- t = 25~65ns (Ta = -20°C) t = 30~74ns (Ta = 25°C)
- t = 34~83ns (Ta = 75°C)


Figure 22 Noise at address bus output changing

OHITACHI

Countermeasure: To prevent the noise on BUSY, LIC, AVMA outputs from appearing, this signals must be latched at the negative edge of E or Q clock as

shown in Figure 23. An example of countermeasure circuit is shown in Figure 24.








Figure 24 An example of countermeasure circuit

