

# **HD74AC165**

# Parallel-Load 8-bit Shift Register

REJ03D0254-0200Z (Previous ADE-205-374 (Z)) Rev.2.00 Jul.16.2004

### **Description**

This 8-bit serial shift register shifts data from  $Q_A$  to  $Q_H$  when clocked, Parallel inputs to each stage are enabled by a low level at the Shift/Load Input. Also included is a gated clock input and a complementary output from the eighth bit.

Clocking is accomplished through a 2-input NOR gate permitting one input to be used as a clock inhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with the Shift/Load input high enables the other clock input. Data transfer occurs on the positive going edge of the clock. Parallel loading is inhibited as long as the Shift/Load input is high. When taken low, data at the parallel inputs is loaded directly into the register independent of the state of the clock.

#### **Features**


- Outputs Source/Sink 24 mA
- Ordering Information

Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD74AC165FPEL	SOP-16 pin (JEITA)	FP-16DAV	FP	EL (2,000 pcs/reel)
HD74AC165RPEL	SOP-16 pin (JEDEC)	FP-16DNV	RP	EL (2,500 pcs/reel)


Notes: 1. Please consult the sales office for the above package availability.

2. The packages with lead-free pins are distinguished from the conventional products by adding V at the end of the package code.

### **Pin Arrangement**



## **Logic Symbol**



### **Pin Names**

 $\begin{array}{lll} A \text{ to H} & Parallel \text{ Inputs} \\ S_I & Serial \text{ Input} \\ CP & Clock \text{ Input} \\ S_L & Shift \text{ Load} \\ \hline Clock \text{ Inhibit} & Clock \text{ Inhibit} \\ Q_H, \overline{Q}_H & Outputs \\ \end{array}$ 

### **Truth Table**


	Inputs						
	Clock			Parallel	Internal	Outputs	Outputs
SL	Inhibit	CP	Sı	ΑΗ	$Q_A$	$Q_{B}$	Q <sub>H</sub>
L	X	Х	X	a h	а	b	h
Н	L	L	X	X	$Q_{A\overline{D}}$	$Q_{B\overline{O}}$	Q <sub>HO</sub>
Н	L	<u></u>	Н	X	Н	Q <sub>An</sub>	$Q_{Gn}$
Н	L		L	X	L	$Q_{An}$	Q <sub>Cn</sub>
Н	Н	X	X	X	$Q_{A\overline{D}}$	$Q_{B\overline{O}}$	$Q_{HO}$

H: High Voltage Level
L: Low Voltage Level

X : Immaterial

 $\int$ : Low-to-High Clock Transition

## **Logic Diagram**



# Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Condition
Supply voltage	V <sub>cc</sub>	-0.5 to 7	V	
DC input diode current	I <sub>IK</sub>	-20	mA	$V_1 = -0.5V$
		20	mA	$V_1 = Vcc+0.5V$
DC input voltage	V <sub>I</sub>	-0.5 to Vcc+0.5	V	
DC output diode current	I <sub>OK</sub>	-50	mA	$V_0 = -0.5V$
7 (0)		50	mA	$V_O = Vcc+0.5V$
DC output voltage	V <sub>o</sub>	-0.5 to Vcc+0.5	V	
DC output source or sink current	Io	±50	mA	
DC V <sub>CC</sub> or ground current per output pin	$I_{CC}$ , $I_{GND}$	±50	mA	
Storage temperature	Tstg	-65 to +150	°C	

# **Recommended Operating Conditions**

Item	Symbol	Ratings	Unit	Condition
Supply voltage	V <sub>CC</sub>	2 to 6	V	
Input and output voltage	$V_{I}, V_{O}$	0 to V <sub>CC</sub>	V	
Operating temperature	Та	-40 to +85	°C	
Input rise and fall time	tr, tf	8	ns/V	$V_{CC} = 3.0V$
(except Schmitt inputs)				V <sub>CC</sub> = 4.5 V
V <sub>IN</sub> 30% to 70% V <sub>CC</sub>				V <sub>CC</sub> = 5.5 V

### **DC Characteristics**

Item	Sym- bol	Vcc (V)	٦	Га = 25°(			Ta = -40 to +85°C		Condition
			min.	typ.	max.	min.	max.		
Input Voltage	V <sub>IH</sub>	3.0	2.1	1.5	_	2.1	_	٧	$V_{OUT} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$
		4.5	3.15	2.25	_	3.15	—		
		5.5	3.85	2.75	—	3.85	—		
	V <sub>IL</sub>	3.0	_	1.50	0.9	_	0.9		$V_{OUT} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$
		4.5	_	2.25	1.35	—	1.35		
		5.5	_	2.75	1.65	_	1.65		
Output voltage	V <sub>OH</sub>	3.0	2.9	2.99	_	2.9	—	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5	4.4	4.49	_	4.4	_		$I_{OUT} = -50 \mu A$
		5.5	5.4	5.49	_	5.4	_		
		3.0	2.58	_	_	2.48	_		$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OH} = -12 \text{ mA}$
		4.5	3.94		_	3.80	—		$I_{OH} = -24 \text{ mA}$
		5.5	4.94		_	4.80	—		$I_{OH} = -24 \text{ mA}$
	$V_{OL}$	3.0	_	0.002	0.1	_	0.1		$V_{IN} = V_{IL}$ or $V_{IH}$
		4.5	_	0.001	0.1	_	0.1		I <sub>OUT</sub> = 50 μA
		5.5	_	0.001	0.1	_	0.1		
		3.0	_	_	0.32	_	0.37		$V_{IN} = V_{IL}$ or $V_{IH}$ $I_{OL} = 12 \text{ mA}$
		4.5	_		0.32	-	0.37		$I_{OL} = 24 \text{ mA}$
		5.5	_	_	0.32		0.37		$I_{OL} = 24 \text{ mA}$
Input leakage current	I <sub>IN</sub>	5.5	_	_	±0.1		±1.0	μΑ	$V_{IN} = V_{CC}$ or GND
Dynamic output	I <sub>OLD</sub>	5.5	_		4	86		mA	V <sub>OLD</sub> = 1.1 V
current*	I <sub>OHD</sub>	5.5	_			<b>−75</b>		mA	$V_{OHD} = 3.85 \text{ V}$
Quiescent supply current	I <sub>CC</sub>	5.5	_	7	8.0	-0	80	μΑ	$V_{IN} = V_{CC}$ or ground

<sup>\*</sup>Maximum test duration 2.0 ms, one output loaded at a time.

## **AC Characteristics**

		<b>b</b>		a = +25° C <sub>∟</sub> = 50 p	-	-	C to +85°C 50 pF	
Item	Symbol	V <sub>cc</sub> (V)*1	Min	Тур	Max	Min	Max	Unit
Maximum count	f <sub>max</sub>	3.3	85		_	70	_	MHz
frequency		5.0	100	_	_	90	_	
Propagation delay	t <sub>PLH</sub>	3.3	1.0	11.0	17.5	1.0	20.5	ns
$CP$ to $Q_H$ or $\overline{Q}_H$	· ·	5.0	1.0	8.0	11.5	1.0	13.5	
Propagation delay	t <sub>PHL</sub>	3.3	1.0	12.0	18.0	1.0	21.5	ns
$CP$ to $Q_H$ or $\overline{Q}_H$		5.0	1.0	8.5	12.5	1.0	14.5	
Propagation delay	t <sub>PLH</sub>	3.3	1.0	13.5	19.5	1.0	22.5	ns
H to $Q_H$ or $\overline{Q}_H$		5.0	1.0	9.5	13.5	1.0	15.5	
Propagation delay	t <sub>PHL</sub>	3.3	1.0	9.0	14.0	1.0	16.5	ns
H to $Q_H$ or $\overline{Q}_H$		5.0	1.0	6.5	9.5	1.0	11.0	
Propagation delay	t <sub>PLH</sub>	3.3	1.0	11.5	20.5	1.0	23.5	ns
$S_L$ to $Q_H$ or $\overline{Q}_H$		5.0	1.0	8.5	14.0	1.0	16.0	
Propagation delay	t <sub>PHL</sub>	3.3	1.0	10.0	16.5	1.0	19.5	ns
$S_L$ to $Q_H$ or $\overline{Q}_H$		5.0	1.0	7.5	11.0	1.0	12.5	

Note: 1. Voltage Range 3.3 is 3.3 V  $\pm$  0.3 V Voltage Range 5.0 is 5.0 V  $\pm$  0.5 V

# **AC Operating Requirements**


			Ta = +25°C C <sub>L</sub> = 50 pF		Ta = -40°C to +85°C C <sub>L</sub> = 50 pF	
Item	Symbol	V <sub>cc</sub> (V)*1	Тур	Guarantee	d Minimum	Unit
Setup time, HIGH or LOW	$t_{su}$	3.3	3.5	5.0	6.0	ns
H to S <sub>L</sub>		5.0	2.5	4.0	4.5	
Hold time, HIGH or LOW	t <sub>h</sub>	3.3	-1.0	0.5	0.5	ns
H to S <sub>L</sub>		5.0	-0.5	0.5	0.5	
Setup time, HIGH or LOW	t <sub>su</sub>	3.3	1.0	3.5	4.0	ns
S <sub>in</sub> to CP		5.0	0.5	3.0	3.5	
Hold time, HIGH or LOW	t <sub>h</sub>	3.3	1.5	2.0	2.0	ns
S <sub>in</sub> to CP		5.0	1.0	2.0	2.0	
Setup time, HIGH or LOW	t <sub>su</sub>	3.3	3.0	5.0	6.0	ns
S <sub>L</sub> to CP		5.0	2.0	4.0	4.5	
Hold time, HIGH or LOW	t <sub>h</sub>	3.3	-2.0	0.0	0.0	ns
S <sub>L</sub> to CP		5.0	-1.0	0.0	0.0	
Recovery time clock inhibit	t <sub>rec</sub>	3.3	2.5	3.5	3.5	ns
to CP		5.0	2.0	3.0	3.0	
Clock pulse width	t <sub>w</sub>	3.3	3.0	5.5	7.0	ns
		5.0	3.0	4.5	5.0	


Note: 1. Voltage Range 3.3 is 3.3 V  $\pm$  0.3 V Voltage Range 5.0 is 5.0 V  $\pm$  0.5 V

# Capacitance

Item	Symbol	Тур	Unit	Condition
Input capacitance	C <sub>IN</sub>	4.5	pF	$V_{CC} = 5.5 \text{ V}$
Power dissipation capacitance	C <sub>PD</sub>	50	pF	V <sub>CC</sub> = 5.0 V

### **Package Dimensions**





### Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

- therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

  The information described here may contain technical inaccuracies or typographical errors.
  Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
  Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

  5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use.

  6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

# ENESAS

**RENESAS SALES OFFICES** 

http://www.renesas.com

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

**Renesas Technology Taiwan Co., Ltd.** FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

0 000 A D	 	1 70 1 1 1	