

REJ03D0558-0200 (Previous ADE-205-431) Rev.2.00 Oct 06, 2005

## Description

This 4-bit register features parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The register has three mode operation:

- Parallel (broadside) load
- Shift right (the direction Q<sub>A</sub> toward Q<sub>D</sub>)
- Shift left (the direction Q<sub>D</sub> toward Q<sub>A</sub>)

Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited. Shift right is accomplished on the high-to-low transition of clock-1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock-2 when the mode control is high by connecting the output of each flip-flop ( $Q_D$  to input C, etc.) and serial data is entered at input D. The clock input may be applied commonly to clock-1 and clock-2 if both modes can be clocked from the same source. Changes at the mode control input should normally be made while both clock inputs are low: however, conditions described in the last three lines of the function table will also ensure that register contents are protected.

### Features

- High Speed Operation:  $t_{pd}$  (Clock to Q) = 17 ns typ ( $C_L = 50 \text{ pF}$ )
- High Output Current: Fanout of 10 LSTTL Loads
- Wide Operating Voltage:  $V_{CC} = 2 \text{ to } 6 \text{ V}$
- Low Input Current: 1 µA max
- Low Quiescent Supply Current:  $I_{CC}$  (static) = 4  $\mu$ A max (Ta = 25°C)
- Ordering Information

Part Name	Package Type	Package Code (Previous Code)	Package Abbreviation	Taping Abbreviation (Quantity)	
HD74HC95P	DILP-14 pin	PRDP0014AB-B (DP-14AV)	Р	—	
HD74HC95RPEL	SOP-14 pin (JEDEC)	PRSP0014DE-A (FP-14DNV)	RP	EL (2,500 pcs/reel)	



### **Function Table**

Inputs												
	Clocks				Parallel				Outputs			
Mode Control	2 (L)	1 (R)	Serial	Α	В	С	D	Q <sub>A</sub>	QB	Qc	QD	
Н	Н	Х	Х	Х	Х	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	
Н		Х	Х	а	b	С	d	а	b	с	d	
Н		Х	Х	Q <sub>B+</sub>	Q <sub>C+</sub>	Q <sub>D+</sub>	d	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	d	
L	L	Н	Х	Х	Х	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	
L	Х		Н	Х	Х	Х	Х	Н	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	
L	Х		L	Х	Х	Х	Х	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	
	L	L	Х	Х	Х	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	
	L	L	Х	Х	Х	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	
	L	Н	Х	Х	Х	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	
	Н	L	Х	Х	Х	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	$Q_{D0}$	
	Н	Н	Х	Х	Х	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	$Q_{D0}$	

Notes: 1. H : High level, L : Low level, X : Irrelevant


2. a to d : The level of steady-state input at inputs A, B, C or D respectively

3.  $Q_{A0}$  to  $Q_{D0}$ : The level of  $Q_A$ ,  $Q_B$ ,  $Q_C$  or  $Q_D$  respectively before the indicated steady-state input conditions were established.

4.  $Q_{An}$  to  $Q_{Dn}$ : The level of  $Q_A$ ,  $Q_B$ ,  $Q_C$  or  $Q_D$  respectively before the most-recent ( $\overline{\}$ ) transition of the clock.

5. + : Shifting left requires external connection of  $Q_B$  to A,  $Q_C$  to B and  $Q_D$  to C. Serial data is entered at input D.

## **Pin Arrangement**



## **Absolute Maximum Ratings**

Item	Symbol	Ratings	Unit
Supply voltage range	V <sub>cc</sub>	-0.5 to 7.0	V
Input / Output voltage	Vin, Vout	-0.5 to V <sub>CC</sub> +0.5	V
Input / Output diode current	I <sub>IK</sub> , I <sub>OK</sub>	±20	mA
Output current	lo	±25	mA
V <sub>CC</sub> , GND current	I <sub>CC</sub> or I <sub>GND</sub>	±50	mA
Power dissipation	PT	500	mW
Storage temperature	Tstg	-65 to +150	°C

Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

## **Recommended Operating Conditions**

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V <sub>CC</sub>	2 to 6	V	
Input / Output voltage	V <sub>IN</sub> , V <sub>OUT</sub>	0 to V <sub>CC</sub>	V	
Operating temperature	Та	-40 to 85	°C	
		0 to 1000		V <sub>CC</sub> = 2.0 V
Input rise / fall time <sup>*1</sup>	t <sub>r</sub> , t <sub>f</sub>	0 to 500 r		$V_{CC} = 4.5 V$
		0 to 400		$V_{CC} = 6.0 V$

Note: 1. This item guarantees maximum limit when one input switches. Waveform: Refer to test circuit of switching characteristics.

## **Electrical Characteristics**


			Т	a = 25°	С	Ta = -40	to+85°C			
Item	Symbol	V <sub>cc</sub> (V)	Min	Тур	Max	Min	Max	Unit	Test Cor	nditions
Input voltage	VIH	2.0	1.5	_		1.5	—	V		
		4.5	3.15	_		3.15	—			
		6.0	4.2	_		4.2	—			
	VIL	2.0	_	_	0.5	—	0.5	V		
		4.5	_	_	1.35	—	1.35			
		6.0	_	_	1.8	—	1.8			
Output voltage	V <sub>OH</sub>	2.0	1.9	2.0		1.9	—	V	$Vin = V_{IH} \text{ or } V_{IL}$	I <sub>OH</sub> = -20 μA
		4.5	4.4	4.5		4.4	—			
		6.0	5.9	6.0		5.9	—			
		4.5	4.18	_		4.13	—			I <sub>ОН</sub> = —4 mA
		6.0	5.68	_		5.63	—			I <sub>OH</sub> = -5.2 mA
	V <sub>OL</sub>	2.0	_	0.0	0.1	—	0.1	V	$Vin = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 20 μA
		4.5	_	0.0	0.1	—	0.1			
		6.0	_	0.0	0.1	—	0.1			
		4.5	_	_	0.26	—	0.33			$I_{OL} = 4 \text{ mA}$
		6.0	_	_	0.26	—	0.33			I <sub>OL</sub> = 5.2 mA
Input current	lin	6.0	_	_	±0.1	—	±1.0	μA	Vin = V <sub>CC</sub> or GND	
Quiescent supply	I <sub>CC</sub>	6.0	_	_	4.0	—	40	μΑ	$Vin = V_{CC} \text{ or } GN$	ID, lout = 0 $\mu$ A
current										



	1					1			-
			Т	a = 25°	С	Ta = -40 to +85°C			
ltem	Symbol	V <sub>cc</sub> (V)	Min	Тур	Max	Min	Max	Unit	Test Conditions
Maximum clock	f <sub>max</sub>	2.0	_	_	4	—	3	MHz	
frequency		4.5			20	_	16		
		6.0			24	_	19		
Propagation delay	t <sub>PLH</sub>	2.0			145	_	180	ns	
time		4.5		17	29	_	36		
		6.0			25	_	31		
	t <sub>PHL</sub>	2.0			170	_	215	ns	
		4.5	_	17	34	—	43		
		6.0			29	_	37		
Pulse width	t <sub>w</sub>	2.0	80		_	100		ns	Clock
		4.5	16	6		20	_		
		6.0	14	_		17	_		
Setup time	t <sub>su</sub>	2.0	100	_		125	_	ns	
		4.5	20	2	_	25	_		
		6.0	17	_	_	21	_		
Hold time	t <sub>h</sub>	2.0	10	—	-	10	_	ns	
		4.5	10	-1	_	10	_		
		6.0	10	_		10	_		
Output rise/fall	$t_{TLH}, t_{THL}$	2.0			75	—	95	ns	
time		4.5		5	15	—	19		
		6.0			13	—	16		
Input capacitance	Cin	—	_	5	10	_	10	pF	


# Switching Characteristics ( $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6 \text{ ns}$ )

## **Test Circuit**






### Waveforms




## **Package Dimensions**





### HD74HC95





# Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- Notes regarding these materials
   These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
   Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
   All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. vithout notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
   The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
   When using any or all of the information contained in these materials. including product data, diagrams, charts, programs, and algorithms, please be sure to

- Nome page (ntp://www.renesas.com).
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
  5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



#### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

#### Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> 2-796-3115, Fax: <82> 2-796-2145

#### Renesas Technology Malaysia Sdn. Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

© 2005. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .3.0

http://www.renesas.com