

HD74LV05A

Hex Inverters with Open Drain Outputs

REJ03D0229-0700 Rev.7.00 Dec 23, 2005

Description

The HD74LV05A has six inverters with open drain outputs in a 14-pin package.

Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life.

Features

- $V_{CC} = 2.0 \text{ V}$ to 5.5 V operation
- All inputs V_{IH} (Max.) = 5.5 V (@V_{CC} = 0 V to 5.5 V)
- All outputs V_0 (Max.) = 5.5 V (@V_{CC} = 0 V)
- All outputs V_0 (Max.) = 5.5 V (@V_{CC} = 2.0 V to 5.5 V, Output "Z" state)
- Typical V_{OL} ground bounce < 0.8 V (@V_{CC} = 3.3 V, Ta = 25°C)
- Output current: $\pm 6 \text{ mA}$ (@V_{CC} = 3.0 V to 3.6 V), $\pm 12 \text{ mA}$ (@V_{CC} = 4.5 V to 5.5 V)
- Ordering Information

Part Name	Package Type	Package Code (Previous Code)	Package Abbreviation	Taping Abbreviation (Quantity)	
HD74LV05AFPEL	SOP-14 pin(JEITA)	PRSP0014DF-B (FP–14DAV)	FP	EL (2,000 pcs/reel)	
HD74LV05ARPEL	SOP-14 pin(JEDEC)	PRSP0014DE-A (FP–14DNV)	RP	EL (2,500 pcs/reel)	
HD74LV05ATELL	TSSOP-14 pin	PTSP0014JA-B (TTP–14DV)	Т	ELL (2,000 pcs/reel)	

Note: Please consult the sales office for the above package availability.

Function Table

Input A	Output Y
L	Z
Н	L


Note: H: High level

L: Low level

Z: High impedance



Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	Vcc	-0.5 to 7.0	V	
Input voltage range*1	VI	-0.5 to 7.0	V	
Output voltage range*1, 2	Vo	-0.5 to V _{CC} + 0.5	V	Output: L
		-0.5 to 7.0		V _{CC} : OFF or Output: Z
Input clamp current	I _{IK}	-20	mA	V ₁ < 0
Output clamp current	loк	±50	mA	V ₀ < 0
Continuous output current	lo	±25	mA	$V_{O} = 0$ to V_{CC}
Continuous current through	I_{CC} or I_{GND}	±50	mA	
Maximum power dissipation at	P⊤	785	mW	SOP
Ta = 25° C (in still air) * ³		500	1	TSSOP
Storage temperature	Tstg	-65 to 150	°C	

Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 7.0 V maximum.
- 3. The maximum package power dissipation was calculated using a junction temperature of 150°C.




Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage range	V _{cc}	2.0	5.5	V	
Input voltage range	VI	0	5.5	V	
Output voltage range	Vo	0	5.5	V	
Output current	I _{OL}	_	50	μΑ	V _{CC} = 2.0 V
		_	2	mA	V_{CC} = 2.3 to 2.7 V
		_	6		$V_{CC} = 3.0$ to 3.6 V
		_	12		$V_{CC} = 4.5$ to 5.5 V
Input transition rise or fall rate	$\Delta t / \Delta v$	0	200	ns/V	V_{CC} = 2.3 to 2.7 V
		0	100	1	V _{CC} = 3.0 to 3.6 V
		0	20	1	V _{CC} = 4.5 to 5.5 V
Operating free-air temperature	Та	-40	85	°C	

Note: Unused or floating inputs must be held high or low.

Logic Diagram



DC Electrical Characteristics

Ta = -40 to $85^{\circ}C$

Item	Symbol	V _{cc} (V) *	Min	Тур	Max	Unit	Test Conditions
Input voltage	V _{IH}	2.0	1.5	_	—	V	
		2.3 to 2.7	$V_{CC} \times 0.7$				
		3.0 to 3.6	$V_{CC} \times 0.7$	_			
		4.5 to 5.5	$V_{CC} \times 0.7$	_			
	VIL	2.0	—	_	0.5		
		2.3 to 2.7	—	_	$V_{CC} \times 0.3$		
		3.0 to 3.6	—	_	$V_{CC} \times 0.3$		
		4.5 to 5.5	—		$V_{CC} \times 0.3$		
Output voltage	V _{OL}	Min to Max	—	_	0.1	V	I _{OL} = 50 μA
		2.3	—	_	0.4		$I_{OL} = 2 \text{ mA}$
		3.0	_	_	0.44		I _{OL} = 6 mA
		4.5	_	_	0.55		I _{OL} = 12 mA
Input current	I _{IN}	0 to 5.5	_	_	±1	μΑ	$V_{IN} = 5.5 \text{ V or GND}$
Off state output current	I _{OZ}	Min to Max	—	—	±2.5	μA	V ₀ = 5.5 V
Quiescent supply current	I _{CC}	5.5	_	—	20	μA	$V_{IN} = V_{CC}$ or GND, $I_0 = 0$
Output leakage current	I _{OFF}	0	—	—	5	μA	V_1 or $V_0 = 0$ to 5.5 V
Input capacitance	CIN	3.3	—	2.3	_	pF	$V_I = V_{CC}$ or GND

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.



Switching Characteristics

 $V_{CC}=2.5\pm0.2~V$

Itom	ltem Symbol	Ta = 25°C		Ta = -40 to 85°C		Unit	Test	FROM	то	
item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Propagation	t _{PLH}	_	4.7	10.4	1.0	13.0	ns	C _L = 15 pF	А	Y
delay time		_	9.5	15.2	1.0	18.0		C∟ = 50 pF		
	t _{PHL}	_	5.4	10.4	1.0	13.0		C∟ = 15 pF		
			7.9	15.2	1.0	18.0]	C _L = 50 pF		

 $V_{CC}=3.3\pm0.3~V$

ltem	Symbol	Ta = 25°C		Ta = -40 to 85°C		Unit	Test	FROM	то	
nem	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Propagation	t _{PLH}	—	4.0	7.1	1.0	8.5	ns	C _L = 15 pF	А	Y
delay time		—	7.3	10.6	1.0	12.0		C _L = 50 pF		
	t _{PHL}	—	4.3	7.1	1.0	8.5		C _L = 15 pF		
		—	5.8	10.6	1.0	12.0		C _L = 50 pF		

 $V_{CC}=5.0\pm0.5~V$

ltem Svm	Symbol	Т	Ta = 25°C		Ta = -40 to 85°C		Unit	Test	FROM	то
nem	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Propagation	t _{PLH}	—	3.3	5.5	1.0	6.5	ns	C _L = 15 pF	А	Y
delay time		—	5.6	7.5	1.0	8.5		C _L = 50 pF		
	t _{PHL}	—	3.4	5.5	1.0	6.5		C _L = 15 pF		
		_	4.1	7.5	1.0	8.5		C _L = 50 pF		

Operating Characteristics

 $C_L = 50 \text{ pF}$

ltem	Symbol V _{cc} (V)			Ta = 25°C		Unit	Test Conditions	
nem	Symbol	VCC (V)	Min	Тур	Max	Unit	Test conditions	
Power dissipation capacitance	CPD	3.3		2.5		pF	f = 10 MHz	
		5.0		3.0				


Noise Characteristics


 $C_L = 50 \text{ pF}$

Item	Symbol	V _{cc} (V)		Ta = 25°C		Unit	Test Conditions
nem	Symbol		Min	Тур	Max		Test conditions
Quiet output, maximum dynamic V _{OL}	V _{OL (P)}	3.3	_	0.3	0.8	V	
Quiet output, minimum dynamic V _{OL}	V _{OL (V)}	3.3	—	-0.1	-0.8	V	
High-level dynamic input voltage	V _{IH (D)}	3.3	2.31	—	—	V	
Low-level dynamic input voltage	V _{IL (D)}	3.3	—	—	0.99	V	




Test Circuit








Package Dimensions







HD74LV05A

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]		
P-TSSOP14-4.4x5-0.65	PTSP0014JA-B	TTP-14DV	0.05g		
Index_mark		8 	E C C C C C C C C C C C C C C C C C C C	Terminal cross section (Ni/Pd/Au plating)	NOTE) 1. DIMENSIONS**1 (Nom)"AND**2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION*3"DOES NOT INCLUDE TRIM OFFSET.
Ζ.					Reference Dimension in Millimeters Symbol Min Nom Max D 5.00 5.30 E 4.40 A2 A1 0.03 0.07 0.10 A 1.10 bp 0.15 0.20 0.25 b1
				Detail F	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$



Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials
 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
 The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to

- Nonne page (http://www.renessas.com).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or ther loss resulting from the information contained herein.
 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 205, AZIA Center, No.133 Yincheng Rd (n), Pudong District, Shanghai 200120, China Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com