

# HD74LVC1G57

# Configurable Multiple-Function Gate

REJ03D0011-0300Z Rev.3.00 Jun. 29, 2004

#### **Description**


The HD74LVC1G57 has configurable multiple—function gate in a 6-pin package. The Output state is determined by eight patterns of 3-bit input. The user can choose the logic functions AND, NAND, NOR, EX-NOR. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life.

#### **Features**

- The basic gate function is lined up as renesas uni logic series.
- Supply voltage range: 1.65 to 5.5 V
   Operating temperature range: -40 to +85°C
- All inputs  $V_{IH}$  (Max.) = 5.5 V (@ $V_{CC}$  = 0 V to 5.5 V)
  - All outputs  $V_0$  (Max.) = 5.5 V (@V<sub>CC</sub> = 0 V)
- Output current:  $\pm 4 \text{ mA } (@V_{CC} = 1.65 \text{ V})$ 
  - $\pm 8 \text{ mA } (@V_{CC} = 2.3 \text{ V})$ 
    - $\pm 24 \text{ mA } (@V_{CC} = 3.0 \text{ V})$
    - $\pm 32 \text{ mA } (@V_{CC} = 4.5 \text{ V})$
- All the logical input has hysteresis voltage for the slow transition.
- Ordering Information

Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LVC1G57CPE	WCSP-6 pin	TBS-6V	СР	E (3,000 pcs/reel)
HD74LVC1G57CLE		TBS-6AV	CL	

#### **Article Indication**




#### **Function Table**

	Inputs		Output
IN2	IN1	IN0	Υ
L	L	L	Н
L	L	Н	L
L	Н	L	Н
L	Н	Н	L
Н	L	L	L
Н	L	Н	L
Н	Н	L	Н
Н	Н	Н	Н


H: High level

L: Low level

## **Pin Arrangement**




## **Logic Diagram**



#### **Function Selection Table**

Logic Function	Figure No.
2-input AND	1
2-input AND with both inputs inverted	4
2-input NAND with one input inverted	2, 3
2-input OR with one input inverted	2, 3
2-input NOR	4
2-input NOR with both inputs inverted	1
2-input EX-NOR	5

### **Logic Configurations**



### **Absolute Maximum Ratings**

Item	Symbol	Ratings	Unit	Test Conditions
Supply voltage range	V <sub>CC</sub>	-0.5 to 6.5	V	
Input voltage range *1	Vı	-0.5 to 6.5	V	
Output voltage range *1, 2	Vo	-0.5 to V <sub>CC</sub> + 0.5	V	Output : H or L
		-0.5 to 6.5		V <sub>CC</sub> : OFF
Input clamp current	I <sub>IK</sub>	-50	mA	V <sub>I</sub> < 0
Output clamp current	I <sub>OK</sub>	-50	mA	V <sub>O</sub> < 0
Continuous output current	Io	±50	mA	$V_O = 0$ to $V_{CC}$
Continuous current through V <sub>CC</sub> or GND	I <sub>CC</sub> or I <sub>GND</sub>	±100	mA	
Package Thermal impedance	$\theta_{ja}$	143	°C/W	СР
		123		CL
Storage temperature	Tstg	-65 to 150	°C	

Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore no two of which may be realized at the same time.

- 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 2. This value is limited to 5.5 V maximum.

#### **Recommended Operating Conditions**

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage range	V <sub>CC</sub>	1.65	5.5	V	
Input voltage range	Vı	0	5.5	V	
Output voltage range	Vo	0	V <sub>CC</sub>	V	
Output current	I <sub>OL</sub>	_	4	mA	V <sub>CC</sub> = 1.65 V
		_	8		V <sub>CC</sub> = 2.3 V
		_	16		V <sub>CC</sub> = 3.0 V
		_	24		
		_	32		V <sub>CC</sub> = 4.5 V
	I <sub>OH</sub>	_	-4		V <sub>CC</sub> = 1.65 V
		_	-8		V <sub>CC</sub> = 2.3 V
		_	-16		V <sub>CC</sub> = 3.0 V
		_	-24		
		_	-32		V <sub>CC</sub> = 4.5 V
Input transition rise or fall rate	Δt / Δv	0	20	ns / V	V <sub>CC</sub> = 1.65 to 1.95 V,
					2.3 to 2.7 V
		0	10		$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$
		0	5		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$
Operating free-air temperature	Ta	-40	85	°C	

Note: Unused or floating inputs must be held high or low.

### **Electrical Characteristics**

Ta = -40 to  $85^{\circ}C$ 

Item	Symbol	V <sub>cc</sub> (V)	Min	Тур	Max	Unit	Test condition
Threshold voltage	V <sub>T</sub> <sup>+</sup>	1.8	0.8	_	1.4	V	
		2.5	1.2	_	1.7		
		3.3	1.6	_	2.3		
		5.0	2.3	_	3.0		
	V <sub>T</sub>	1.8	0.4	_	0.7		
		2.5	0.6	_	1.0		
		3.3	0.9	_	1.4		
		5.0	1.5	_	2.0		
	$\Delta V_T$	1.8	0.4	_	0.7		
		2.5	0.4	_	0.8		
		3.3	0.4	_	0.9		
		5.0	0.4	_	1.0		
Output voltage	V <sub>OH</sub>	1.65 to 5.5	V <sub>CC</sub> -0.1	_	_	V	$I_{OH} = -100 \mu A$
		1.65	1.2	_	_		$I_{OH} = -4 \text{ mA}$
		2.3	1.9	_	_		I <sub>OH</sub> = -8 mA
		3.0	2.4	_	_		$I_{OH} = -16 \text{ mA}$
			2.3	_	_		I <sub>OH</sub> = -24 mA
		4.5	3.8	_	_		$I_{OH} = -32 \text{ mA}$
	V <sub>OL</sub>	1.65 to 5.5	_	_	0.1		I <sub>OL</sub> = 100 μA
		1.65		_	0.45		I <sub>OL</sub> = 4 mA
		2.3	_	_	0.3		I <sub>OL</sub> = 8 mA
		3.0	_	_	0.4		I <sub>OL</sub> = 16 mA
					0.55		I <sub>OL</sub> = 24 mA
		4.5	_	_	0.55		I <sub>OL</sub> = 32 mA
Input current	I <sub>IN</sub>	0 to 5.5	_	_	±5	μΑ	$V_{IN} = 5.5 \text{ V or GND}$
Quiescent	Icc	5.5	_	_	10	μΑ	$V_{IN} = V_{CC}$ or GND,
supply current							$I_{O} = 0$
	$\Delta I_{CC}$	3 to 5.5			500		One input at V <sub>CC</sub> -0.6 V, Other input at V <sub>CC</sub> or GND
Output leakage current	I <sub>OFF</sub>	0		_	±10	μΑ	$V_{IN}$ or $V_O = 0$ to 5.5 V
Input capacitance	C <sub>IN</sub>	3.3		3.5		рF	$V_{IN} = V_{CC}$ or GND

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.

# **Switching Characteristics**

 $V_{CC}=1.8\pm0.15\ V$ 

		Ta = -40 to 85°C				FROM	ТО
Item	Symbol	Min	Max	Unit	Test Conditions	(Input)	(Output)
	t <sub>PLH</sub> t <sub>PHL</sub>	3.2	14.4		$C_L = 30 \text{ pF},$ $R_L = 1.0 \text{ k}\Omega$	IN	Y

 $V_{CC}=2.5\pm0.2~V$ 

		Ta = -40 to 85°C				FROM	то
Item	Symbol	Min	Max	Unit	Test Conditions	(Input)	(Output)
' ' '	t <sub>PLH</sub> t <sub>PHL</sub>	2.0	8.3		$C_L = 30 \text{ pF},$ $R_L = 500 \Omega$	IN	Y

 $V_{CC}=3.3\pm0.3~V$ 

		Ta = -40 to 85°C				FROM	ТО
Item	Symbol	Min	Max	Unit	Test Conditions	(Input)	(Output)
	t <sub>PLH</sub> t <sub>PHL</sub>	1.5	6.3		$C_L = 50 \text{ pF},$ $R_L = 500 \Omega$	IN	Y


 $V_{CC}=5.0\pm0.5~V$ 

		Ta = -40 to 85°C				FROM	ТО
Item	Symbol	Min	Max	Unit	Test Conditions	(Input)	(Output)
Propagation delay time	t <sub>PLH</sub> t <sub>PHL</sub>	1.1	5.1		$C_L = 50 \text{ pF},$ $R_L = 500 \Omega$	IN	Υ

## **Operating Characteristics**

				Ta = 25°C	;		
Item	Symbol	V <sub>cc</sub> (V)	Min	Тур	Max	Unit	Test Conditions
Power dissipation capacitance	C <sub>PD</sub>	1.8	_	20	_	pF	f = 10 MHz
		2.5	_	20	_		
		3.3	_	21	_		
		5.0		22	_		


#### **Test Circuit**




#### • Waveforms $V_{I}$ 90% 90% Vref Vref Input 10% 10% **GND** $t_{PLH}$ t<sub>PHL</sub> $\mathrm{V}_{\mathrm{OH}}$ In phase output Vref Vref $V_{\mathsf{OL}}$ $V_{\mathsf{OH}}$ Vref Vref Out of phase output $V_{\mathsf{OL}}$ t<sub>PHL</sub> $t_{PLH}$ **INPUTS** $V_{CC}(V)$ Vref $\mathsf{R}_\mathsf{L}$ $\mathsf{C}_\mathsf{L}$ $V_{I}$ $t_r / t_f$ ≤ 2 ns 30 pF $1.0~\text{k}\Omega$ V<sub>CC</sub> / 2 $V_{\text{CC}}$ 1.8±0.15 2.5±0.2 ≤ 2 ns V<sub>CC</sub> / 2 30 pF $500\;\Omega$ $\mathsf{V}_{\mathsf{CC}}$ $3.3 \pm 0.3$ 1.5 V 3 V 50 pF 500 $\Omega$ ≤ 2.5 ns $V_{CC} \mid \leq 2.5 \text{ ns}$ $5.0 \pm 0.5$ V<sub>CC</sub> / 2 50 pF $500\;\Omega$ Notes: 1. Input waveform : PRR $\leq$ 10 MHz, Zo = 50 $\Omega$ .

2. The output are measured one at a time with one transition per measurement.

## **Package Dimensions**





Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, or originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

- therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

  The information described here may contain technical inaccuracies or typographical errors.

  Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

  Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

  S. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use.
  6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
  8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



## **RENESAS SALES OFFICES**

http://www.renesas.com

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

**Renesas Technology Europe GmbH**Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

**Renesas Technology Taiwan Co., Ltd.** FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001