RENESAS HD74LVC74

Dual D-type Flip Flops with Preset and Clear

REJ03D0347-0400Z (Previous ADE-205-066C (Z)) Rev.4.00 Jul. 22, 2004

Description

The HD74LVC74 has independent data, preset, clear, and clock inputs Q and \overline{Q} outputs in a 14 pin package. The logic level present at the data input is transferred to the output during the positive going transition of the clock pulse. Preset and clear are independent of the clock and accomplished by a low level at the appropriate input. Low voltage and highspeed operation is suitable at the battery drive product (note type personal computer) and low power consumption extends the life of a battery for long time operation.

Features

- $V_{CC} = 2.0 \text{ V to } 5.5 \text{ V}$
- All inputs V_{IH} (Max.) = 5.5 V (@V_{CC} = 0 V to 5.5 V)
- Typical V_{OL} ground bounce < 0.8 V (@V_{CC} = 3.3 V, Ta = 25°C) •
- Typical V_{OH} undershoot > 2.0 V (@V_{CC} = 3.3 V, Ta = 25°C)
- High output current ± 24 mA (@V_{CC} = 3.0 V to 5.5 V)
- Ordering Information

Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LVC74FPEL	SOP-14 pin (JEITA)	FP–14DAV	FP	EL (2,000 pcs/reel)
HD74LVC74TELL	TSSOP-14 pin	TTP-14DV	Т	ELL (2,000 pcs/reel)

Note: Please consult the sales office for the above package availability.

Function Table

Function Tail	able		B	Outputs	
PR	CLR 🛓	СК	D	Q	Q
L	Н	Х	Х	Н	L
Н	L	Х	Х	L	Н
L	L	X	Х	H ^{*1}	H ^{*1}
Н	Н	↑	Н	Н	L
Н	Н	\uparrow	L	L	Н
Н	Н	L	Х	Q_0	\overline{Q}_0
Н	Н	Н	Х	Q ₀	\overline{Q}_0
Н	Н	\downarrow	Х	Q_0	\overline{Q}_0

H: High level

L: Low level

X: Immaterial

↓: High to Low transition

1 : 1 Low to high transition


 Q_0 : Level to Q before the indicated steady input conditions was established.

1. Q and \overline{Q} will remain high as long as preset and clear are low, but Q and \overline{Q} are unpredictable, if preset and Note: clear go high simultaneously.



HD74LVC74

Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	Vcc	–0.5 to 6.0	V	
Input diode current	I _{IK}	-50	mA	$V_{I} = -0.5 V$
Input voltage	VI	–0.5 to 6.0	V	
Output diode current	I _{ОК}	-50	mA	$V_{\rm O} = -0.5 \ V$
		50		$V_{\rm O} = V_{\rm CC}$ +0.5 V
Output voltage	Vo	-0.5 to V _{CC} +0.5	V	
Output current	lo 🌙	±50	mA	
V _{CC} , GND current / pin	I _{CC} or I _{GND}	100	mA	
Storage temperature	Tstg	-65 to +150	°C	

Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

Recommended Operating Conditions

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	Vcc	1.5 to 5.5	V	Data retention
		2.0 to 5.5		At operation
Input / output voltage	VI	0 to 5.5	V	PR, CLR, CK, D
	Vo	0 to V _{CC}		Q, <u>Q</u>
Operating temperature	Та	-40 to 85	°C	
Output current	Іон	-12	mA	$V_{CC} = 2.7 V$
		-24 ^{*2}		$V_{CC} = 3.0 \text{ V}$ to 5.5 V
	IOL	12	mA	$V_{CC} = 2.7 V$
		24 ^{*2}		$V_{CC} = 3.0 \text{ V}$ to 5.5 V
Input rise / fall time *1	tr. t _f	10	ns/V	

Notes: 1. This item guarantees maximum limit when one input switches.

Waveform: Refer to test circuit of switching characteristics.

2. Duty cycle $\leq 50\%$



Electrical Characteristics


			Ta = -40 to 85°C			
Item	Symbol	V _{cc} (V)	Min	Max	Unit	Test Conditions
Input voltage	V _{IH}	2.7 to 3.6	2.0	_	V	
		4.5 to 5.5	$V_{CC} \times 0.7$	—		
	V _{IL}	2.7 to 3.6	_	0.8	V	
		4.5 to 5.5	_	V _{CC} ×0.3		
Output voltage	V _{OH}	2.7 to 5.5	V _{CC} -0.2	—	V	I _{OH} = -100 μA
		2.7	2.2	—		$I_{OH} = -12 \text{ mA}$
		3.0	2.4	—		
		3.0	2.0	—		$I_{OH} = -24 \text{ mA}$
		4.5	3.8	—		
	V _{OL}	2.7 to 5.5	_	0.2	V	I _{OL} = 100 μA
		2.7	_	0.4		I _{OL} = 12 mA
		3.0	_	0.55		I _{OL} = 24 mA
		4.5	_	0.55	_	A
Input current	I _{IN}	0 to 5.5	_	±5.0	μA	$V_{IN} = 5.5 \text{ V or GND}$
Quiescent supply current	I _{CC}	5.5	_	20	μA	$V_{IN} = V_{CC}$ or GND
	ΔI_{CC}	3.0 to 3.6	_	500	μA	V_{IN} = one input at (V_{CC} –0.6)V,
						other inputs at V _{cc} or GND



Switching Characteristics

			Ta = −40 to 85°C				From	То
Item	Symbol	V _{cc} (V)	Min	Тур	Max	Unit	(Input)	(Output)
Maximum clock frequency	f _{max}	2.7	150.0	_	_	MHz		
		3.3±0.3	150.0					
		5.0±0.5	150.0					
Propagation delay time	t _{PLH}	2.7	_	6.0	9.0	ns	CLK	Q, <u>Q</u>
	t _{PHL}	3.3±0.3	1.5	5.0	8.0			
		5.0±0.5	_	4.0	6.5			
	t _{PLH}	2.7	_	6.5	9.0	ns	PR or CLR	Q, <u>Q</u>
	t _{PHL}	3.3±0.3	1.5	5.0	8.0			
		5.0±0.5	_	4.0	6.5			
Setup time	t _{su}	2.7	4.0			ns		
		3.3±0.3	3.0	_				
		5.0±0.5	3.0	_				
Hold time	t _h	2.7	2.0	_	_	ns		
		3.3±0.3	2.0	_				
		5.0±0.5	2.0	_	-			
Pulse width	t _w	2.7	4.0	—	4	ns	CK	
		3.3±0.3	4.0	-				
		5.0±0.5	4.0					
		2.7	6.0				PR or CLR	
		3.3±0.3	5.0					
		5.0±0.5	4.0					
Recovery time	t _{rec}	2.7	3.0		-	ns		
		3.3±0.3	2.0	-	_			
		5.0±0.5	2.0		_			
Input capacitance	CIN	2.7	-	3.0	_	pF		
Output capacitance	Co	2.7	-77	15.0		pF		


Test Circuit






HD74LVC74

Waveforms





Package Dimensions





Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

- therefore recommended that customers contact Renessas Technology Corp. or an authorized Renessas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
 The information described here may contain technical inaccuracies or typographical errors.
 Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



http://www.renesas.com

RENESAS SALES OFFICES

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001