RENESAS

HD74LVCZ16245A

16–bit Bidirectional Transceivers with 3–state Outputs

Description

The HD74LVCZ16245A has sixteen two direction buffers, for the fittest at two direction bus lines with three state outputs in a 48 pin package. When (DIR) is high, data flows from the A inputs to the B outputs, and when (DIR) is low, data flows from the B inputs to the A outputs. A and B bus are separated by making enable input ($\overline{\text{G}}$) high level.

When V_{CC} is between 0 and 1.5 V, the device is in the high impedance state during power up or power down.

Low voltage and high-speed operation is suitable at battery drive product (note type personal computer) and low power consumption extends the life of a battery for long time operation.

Features

- V_{CC} = 2.7 to 5.5 V
- All inputs V_{IH} (Max) = 5.5 V (@V_{CC} = 0 to 5.5 V)
- All inputs / outputs $V_{I/O}$ (Max) = 5.5 V (@V_{CC} = 0 V or output off state)
- Typical V_{OL} ground bounce < 0.8 V (@V_{CC} = 3.3 V, Ta = 25°C)
- Typical V_{OH} undershoot > 2.0 V (@V_{CC} = 3.3 V, Ta = 25°C)
- High impedance state during power up and power down
- Power off disables outputs, permitting live insertion
- High output current ±24 mA (@V_{CC} = 3.0 to 5.5 V)
- Ordering Information

Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LVCZ16245ATEL	TSSOP–48 pin	TTP–48DBV	T	EL (1,000 pcs/reel)

Function Table

Inputs

$\overline{\text{G}}$	DIR	Operation
L	L	B data to A bus
L	H	A data to B bus
H	X	Z

H: High level
L: Low level
X: Immaterial
Z: High impedance

RENESAS

Pin Arrangement

1DIR	1	48	1$\overline{\text{G}}$
1B1	2	47	1A1
1B2	3	46	1A2
GND	4	45	GND
1B3	5	44	1A3
1B4	6	43	1A4
V_{CC}	7	42	V_{CC}
1B5	8	41	1A5
1B6	9	40	1A6
GND	10	39	GND
1B7	11	38	1A7
1B8	12	37	1A8
2B1	13	36	2A1
2B2	14	35	2A2
GND	15	34	GND
2B3	16	33	2A3
2B4	17	32	2A4
V_{CC}	18	31	V_{CC}
2B5	19	30	2A5
2B6	20	29	2A6
GND	21	28	GND
2B7	22	27	2A7
2B8	23	26	2A8
2DIR	24	25	2$\overline{\text{G}}$

(Top view)

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V_{CC}	−0.5 to 7.0	V	
Input voltage	V_I	−0.5 to 7.0	V	
Input / output voltage	$V_{I/O}$	−0.5 to 7.0	V	Output "Z" or V_{CC} : OFF
		−0.5 to V_{CC}+0.5		Output "H" or "L"
Input diode current	I_{IK}	−50	mA	$V_I < 0$
Output diode current	I_{OK}	−50	mA	$V_O < 0$
Output current	I_O	±50	mA	
V_{CC}, GND current	I_{CC} or I_{GND}	±100	mA	
Storage temperature	Tstg	−65 to 150	°C	

Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

RENESAS

Recommended Operating Conditions

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V_{CC}	2.7 to 5.5	V	At operation
Input voltage	V_I	0 to 5.5	V	
Input / output voltage	$V_{I/O}$	0 to 5.5	V	Output "Z" or V_{CC} : OFF
		0 to V_{CC}		Output "H" or "L"
Output current	I_{OH}	−12	mA	V_{CC} = 2.7 V
		−24 [*1]		V_{CC} = 3.0 to 5.5 V
	I_{OL}	12	mA	V_{CC} = 2.7 V
		24 [*1]		V_{CC} = 3.0 to 5.5 V
Input rise / fall time	t_r, t_f	0 to 6	ns / V	
Operating temperature	Ta	−40 to +85	°C	

Note: 1. Duty cycle ≤ 50%

Logic Diagram

To seven other channels

To seven other channels

Electrical Characteristics

(Ta = –40 to 85°C)

Item	Symbol	V_{CC} (V)	Min	Typ	Max	Unit	Test Conditions
Input voltage	V_{IH}	2.7 to 3.6	2.0	—	—	V	
		4.5 to 5.5	$V_{CC}×0.7$	—	—		
	V_{IL}	2.7 to 3.6	—	—	0.8	V	
		4.5 to 5.5	—	—	$V_{CC}×0.3$		
Output voltage	V_{OH}	2.7 to 5.5	$V_{CC}–0.2$	—	—	V	I_{OH} = −100 µA
		2.7	2.2	—	—		I_{OH} = −12 mA
		3.0	2.4	—	—		
		3.0	2.2	—	—		I_{OH} = −24 mA
		4.5	3.8	—	—		
	V_{OL}	2.7 to 5.5	—	—	0.2	V	I_{OL} = 100 µA
		2.7	—	—	0.4		I_{OL} = 12 mA
		3.0	—	—	0.55		I_{OL} = 24 mA
		4.5	—	—	0.55		
Input current	I_{IN}	0 to 5.5	—	—	±5	µA	V_{IN} = 0 to 5.5 V
Off state output current	I_{OZ}	2.7 to 5.5	—	—	±5	µA	V_{OUT} = 0 to 5.5 V
	I_{OZPU}	0 to 1.5	—	—	±5		V_{OUT} = 0.5 to 5.5 V,
	I_{OZPD}	1.5 to 0	—	—	±5		Output enable = don't care
Output leak current	I_{OFF}	0	—	—	±5	µA	V_{IN} or V_O = 5.5 V
Quiescent supply current	I_{CC}	2.7 to 3.6	—	—	225	µA	V_{IN} = 3.6 to 5.5 V [1], I_O = 0
		2.7 to 5.5	—	—	350		V_{IN} = V_{CC} or GND
	$ΔI_{CC}$	2.7 to 3.6	—	—	500	µA	V_{IN} = one input at (V_{CC}–0.6) V, other inputs at V_{CC} or GND
Input capacitance	C_{IN}	3.3	—	4.1	—	pF	V_{IN} = V_{CC} or GND
Input / output capacitance	$C_{I/O}$	3.3	—	9.2	—	pF	V_{OUT} = V_{CC} or GND

Note: 1. This applies in the disabled state only.

Switching Characteristics

(Ta = –40 to 85°C)

Item	Symbol	V_{CC} (V)	Min	Typ	Max	Unit	FROM (Input)	TO (Output)
Propagation delay time	t_{PLH}	2.7	—	—	5.2	ns	A or B	B or A
	t_{PHL}	3.3±0.3	1.0	—	4.6			
		5.0±0.5	—	—	4.0			
Output enable time	t_{ZH}	2.7	—	—	7.3	ns	$\overline{G}$	A or B
	t_{ZL}	3.3±0.3	1.5	—	6.3			
		5.0±0.5	—	—	5.2			
Output disable time	t_{HZ}	2.7	—	—	7.5	ns	$\overline{G}$	A or B
	t_{LZ}	3.3±0.3	1.5	—	6.9			
		5.0±0.5	—	—	6.0			
Between output pin skew [1]	t_{OSLH}	2.7	—	—	—	ns		
	t_{OSHL}	3.3±0.3	—	—	1.0			
		5.0±0.5	—	—	1.0			

Note: 1. This parameter is characterized but not tested.

$t_{OSLH} = |t_{PLHm}–t_{PLHn}|$, $t_{OSHL} = |t_{PHLm}–t_{PHLn}|$

RENESAS

Test Circuit

Symbol	S2	
	Vcc=2.7V, 3.3±0.3V	Vcc=5.0±0.5V
t_{PLH}/ t_{PHL}	OPEN	OPEN
t_{ZH}/ t_{HZ}	GND	GND
t_{ZL} / t_{LZ}	6 V	$2{\times}V_{CC}$

Notes: 1. C_L includes probe and jig capacitance.
      2. A2–B2 to A8–B8 are identical to above load circuit.
      3. S1 : Input–Output change switch.

RENESAS

• **Waveforms – 1**

• **Waveforms – 2**

TEST	Vcc=2.7V, 3.3±0.3V	Vcc=5.0±0.5V
V_{IH}	2.7 V	V_{CC}
V_{ref}	1.5 V	50%V_{CC}
V_{OH1}	3 V	V_{CC}
V_{OL1}	GND	GND

Notes: 1. Input waveform : PRR = 10 MHz, duty cycle 50%, t_r = 2.5 ns, t_f = 2.5 ns
2. Waveform – A shows input conditions such that the output is "L" level when enabled by the output control.
3. Waveform – B shows input conditions such that the output is "H" level when enabled by the output control.

Power up / down Characteristics

Ta = 25°C
Output enable = "L"

Disable area

Enable area

V_{OUT} (V)

V_{CC} (V)

Package Dimensions

As of January, 2002
Unit: mm

12.5
12.7 Max

48   25

6.10

1   24

0.50

*0.19 ± 0.05

⌖ 0.08 Ⓜ

1.0

0.65 Max

0.10

1.20 Max

8.10 ± 0.20

0° – 8°

0.50 ± 0.1

*0.15 ± 0.05

0.10 ± 0.05

*Pd plating

Package Code	TTP–48DBV
JEDEC	—
JEITA	—
Mass (reference value)	0.20 g

RENESAS

RENESAS SALES OFFICES   http://www.renesas.com