### 2.4GHz RF/IF Converter and Synthesizer



The HFA3683A is a monolithic SiGe half-duplex RF/IF transceiver designed to operate in the 2.4 GHz ISM band. The receive chain features a low noise, gain selectable amplifier (LNA) followed by a down-converter mixer. An up-converter mixer and a high performance preamplifier compose the transmit chain. The remaining circuitry comprises a high frequency Phase Locked Loop (PLL) synthesizer with a three wire programmable interface for local oscillator applications.

A reduced filter count is realized by multiplexing the receive and transmit IF paths and by sharing a common differential matching network. Furthermore, both transmit and receive RF amplifiers can be directly connected to mixers. The inherent image rejection of both the transmit and receive functions allow this economic advantage.

The HFA3683A is housed in a 64 lead TQFP package well suited for PCMCIA board applications.

## Ordering Information

| PART <br> NUMBER | TEMP. RANGE <br> ( $\left.{ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. NO. |
| :--- | :---: | :--- | :--- |
| HFA3683AIN | -40 to 85 | 64 Ld TQFP | Q64.10×10 |
| HFA3683AIN96 | -40 to 85 | Tape and Reel |  |

## Simplified Block Diagram



## Features

- Highly Integrated
- Multiplexed RX/TX IF Path Utilizes Single IF Filter
- Programmable Synthesizer
- Gain Selectable LNA
- Power Management/Standby Mode
- Single Supply 2.7V to 3.3V Operation

Cascaded LNA/Mixer (High Gain)

- Gain . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25dB
- SSB Noise Figure. . . . . . . . . . . . . . . . . . . . . . . . . . . 3.7dB
- Input IP3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - -13 dBm
- IF Frequency . . . . . . . . . . . . . . . . . . 280 MHz to 600 MHz

Cascaded LNA/Mixer (Low Gain)

- Gain $-5 \mathrm{~dB}$
- Input P1dB $+2.5 \mathrm{dBm}$
- IF Frequency .280 MHz to 600 MHz


## Cascaded Mixer/Preamplifier

- Transmit Cascaded Mixer/Preamplifier Gain . . . . . . .25dB
- SSB Noise Figure. . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 dB
- Output P1dB. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4dBm
- IF Frequency . . . . . . . . . . . . . . . . . . . 280 MHz to 600 MHz


## Applications

- IEEE802.11 1MBPS and 2MBPS Standard
- Systems Targeting IEEE802.11, 11MBPS Standard
- Wireless Local Area Networks
- PCMCIA Wireless Transceivers
- ISM Systems
- TDMA Packet Protocol Radios


## Pinout



## Pin Description

| PIN | NAME | DESCRIPTION |
| :---: | :---: | :--- |
| 2 | LNA_VCC1 | Low Noise Amplifier Positive Power Supply. |
| 4 | RX_IN | Low Noise Amplifier RF Input, internally DC coupled and requires an external blocking capacitor. A shunt capacitor to <br> ground matches the input for return loss and optimum NF. |
| 6 | BIAS1_VCC1 | Bias Positive Power Supply for the LNA and Preamplifier. |
| 8 | H/L | High or Low Gain Select, controls the LNA high and low gain modes. |
| 9 | PE2 | This pin along with pin PE1 and bit M(0) of PLL_PE determine which of various operational modes will be active. Please <br> refer to the Power Enable Truth Table. |
| 10 | PE1 | This pin along with pin PE2 and bit M(0) of PLL_PE determine which of various operational modes will be active. Please <br> refer to the Power Enable Truth Table. |
| 11 | TX_VCC1 | Transmit Amplifier Positive Power Supply, requires a high quality decoupling capacitor and a short return path. |
| 13 | TXA_OUT | Transmit Amplifier Output, internally matched to $50 \Omega$, requires an external DC blocking capacitor. |
| 17 | TX_VCC1 | Transmit Amplifier Positive Power Supply. |
| 19 | TXA_IN | Transmit Amplifier Input, internally AC coupled. |
| 21 | LE | Synthesizer Latch Enable, the serial interface is active when LE is low and the serial data is latched into defined <br> registers on the rising edge of LE. |
| 22 | DATA | Synthesizer Serial Data Input, clocked in on the rising edge of the serial clock, MSB first. |
| 23 | CLK | Synthesizer Clock, DATA is clocked in on the rising edge of the serial clock, MSB first. |
| 24 | REF_BY | Synthesizer Reference Frequency Input Bypass, internally DC coupled and requires an external bypass to ground <br> when REF_IN is used as a Single Ended input, alternatively, requires an external AC coupling capacitor when used as <br> a differential input. |
| 25 | REF_IN | Synthesizer Reference Frequency Input, internally DC coupled and requires an external AC coupling capacitor. |

## Pin Description (Continued)

| PIN | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 27 | SYN_VCC2 | Synthesizer Positive Power Supply. |
| 29 | CP_VCC2 | Synthesizer Charge Pump Positive Power Supply. |
| 30 | CP_DO | Synthesizer Charge Pump Output, feeds the PLL loop filter. |
| 32 | LD | Synthesizer Lock Detect Output. |
| 33 | TX_MX_VCC1 | Transmit Mixer Positive Power Supply. |
| 34 | TX_MX_OUT | Transmit Mixer RF output, internal AC coupled and internally matched to $50 \Omega$. |
| 35 | TX_MX_VCC1 | Transmit Mixer Positive Power Supply. |
| 36 | TX_MX_VCC1 | Transmit Mixer Positive Power Supply. |
| 37 | TX_MX_VCC1 | Transmit Mixer Positive Power Supply. |
| 38 | $\begin{gathered} \text { TX_LO_Driver_ } \\ \text { VCC1 } \end{gathered}$ | Transmit LO Driver Positive Power Supply. |
| 40 | LO_IN+ | Local Oscillator Positive Input, internally AC coupled, internally matched to $50 \Omega$ when the LO is driven single ended and the LO_IN- is grounded. |
| 41 | LO_IN- | Local Oscillator Negative Input, internally AC coupled, differential or single ended capability, ground externally for single ended operation. |
| 43 | LO_VCC1 | LO Buffer Positive Power Supply. |
| 45 | $\begin{gathered} \text { RX_LO_DRIVER } \\ \text { _VCC1 } \end{gathered}$ | Receiver LO Driver Positive Power Supply. |
| 47 | TX_MX_IN- | Transmit Mixer Negative Input, internally DC coupled, high impedance input. Designed to share a common IF matching network/IF SAW filter with the receive mixer. Care should be exercised regarding the PC board layout to avoid interference and noise pickup. Layout symmetry and management of PC board parasitics is also critical for maximizing the bandwidth of the IF matching network. |
| 48 | RX_MX_OUT- | Receive Mixer Negative Output, open collector, high impedance output. Designed to share a common IF matching network/IF SAW filter with the transmit mixer. Care should be exercised regarding the PC board layout to avoid interference and noise pickup. Layout symmetry and management of PC board parasitics is also critical for maximizing the bandwidth of the IF matching network. |
| 49 | RX_MX_OUT+ | Receive Mixer Positive Output, open collector, high impedance output. Designed to share a common IF matching network/IF SAW filter with the transmit mixer. Care should be exercised regarding the PC board layout to avoid interference and noise pickup. Layout symmetry and management of PC board parasitics is also critical for maximizing the bandwidth of the IF matching network. |
| 50 | TX_MX_IN+ | Transmit Mixer Positive Input, internally DC coupled, high impedance input. Designed to share a common IF matching network/IF SAW filter with the receive mixer. Care should be exercised regarding the PC board layout to avoid interference and noise pickup. Layout symmetry and management of PC board parasitics is also critical for maximizing the bandwidth of the IF matching network. |
| 52 | RX_MX_IN | Receive Mixer RF Input, internally DC coupled and requires external AC coupling as well as RF matching. The recommend network consists of a 3.3 pF series capacitor followed by a small series inductance of 1.4 nH and then a 1.2 nH shunt inductor. The series inductance is best implemented on the PC board using a narrow transmission line inductor. |
| 54 | PRE_VCC1 | PLL Prescaler Positive Power Supply. |
| 56 | ITAT_RES1 | Connection to external resistor sets the receive and transmit mixers tail currents, independent of Absolute Temperature. |
| 57 | PTAT_RES | Connection to external resistor sets the receive and transmit mixers tail currents, proportional to Absolute Temperature. |
| 58 | BIAS2_VCC1 | Bias Positive Power Supply for the receive and transmit mixers. |
| 59 | ITAT_RES2 | Connection to external resistor sets the LNA and Preamplifier bias currents, independent of Absolute Temperature. |
| 61 | RF_OUT | Low Noise Amplifier RF Output, internally AC coupled and internally matched to $50 \Omega$. |
| 63 | COL_OUT | LNA Collector Output, requires a bypass capacitance which is resonant with the PC board parasitics. A small resistance $(20 \Omega)$ in series with the main PC board VCC buss is recommended to provide isolation from other VCC bypass capacitors. This ensures the image rejection performance of the LNA is maintained. |
| $\begin{gathered} \text { All } \\ \text { Others } \end{gathered}$ | GND | Circuit Ground Pins (Quantity 23 each). |

## Absolute Maximum Ratings

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3.6V
Voltage on Any Other Pin. . . . . . . . . . . . . . . . . . . -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
$V_{C C}$ to $V_{C C}$ Decouple . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to +0.3 V
Any GND to GND. . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to +0.3 V


## Operating Conditions

Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 to $85^{\circ} \mathrm{C}$ Supply Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.7 V to 3.3 V

## Thermal Information

| Thermal Resistance (Typical, Note 1) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| TQFP Package | 65 |
| Maximum Junction Temperature (Plastic Package) | $150^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range. | C to $150^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering 10s) <br> (TQFP - Lead Tips Only) | $.300^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

## General Electrical Specifications

| PARAMETER | TEMP. <br> $\left({ }^{\circ} \mathbf{C}\right)$ | MIN | TYP | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | Full | 2.7 | - | 3.3 | V |
| Receive Total Supply Current (LNA in High Gain) | 25 | - | 33 | 38 | mA |
| Receive Total Supply Current (LNA in Low Gain) | 25 | - | 27 | 32 | mA |
| Transmit Total Supply Current | 25 | - | 40 | 45 | mA |
| Standby Total Supply Current (PLL and LO Buffers Active) | 25 | - | 6 | 8 | mA |
| TX/RX Power Down Supply Current | Full | - | 10 | 100 | $\mu \mathrm{~A}$ |
| TX/RX/Power Down Time (Note 2) | Full | - | 1 | 10 | $\mu \mathrm{~s}$ |
| RX/TX, TX/RX Switching Time (Note 2) | Full | - | 0.2 | 1 | $\mu \mathrm{~s}$ |
| CMOS Low Level Input Voltage (CLK, DATA, LE) (Note 3) | Full | - | - | $0.3 \mathrm{~V}_{\text {DD }}$ | V |
| CMOS High Level Input Voltage (CLK, DATA, LE) (Note 3) | Full | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | 3.6 | V |
| CMOS High or Low Level Input Current (CLK, DATA, LE) | Full | -3.0 | - | +3.0 | $\mu \mathrm{~A}$ |
| Control Logic Low Level Input Voltage (H/L, PE1, PE2) (Note 4) | Full | -0.3 | - | 0.5 | V |
| Control Logic High Level Input Voltage (H/L, PE1, PE2) (Notes 3 and 4) | Full | $\mathrm{V}_{\text {DD-0.5 }}$ | - | - | V |

NOTES:
2. TX/RX/TX switching time and power Down/Up time are dependent on external components.
3. $\mathrm{V}_{\mathrm{DD}}$ is the supply voltage of external Control sources.
4. These three pins H/L, PE1 and PE2 are not connected to CMOS circuitry and have different thresholds from all other control pins.

Cascaded LNA/Mixer AC Electrical Specifications Assumes a direct connection between the LNA and Mixer, IF = 374MHz, LO $=2075 \mathrm{MHz}$ at $-6 \mathrm{dBm}, \mathrm{V}_{\mathrm{CC}}=2.7$ Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | TEMP. <br> $\left({ }^{\circ} \mathbf{C}\right)$ | MIN | TYP | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| RF Frequency Range |  | Full | 2400 | - | 2500 | MHz |
| IF Frequency Range |  | Full | 280 | 374 | 600 | MHz |
| LO Frequency Range |  | Full | 1800 | - | 2220 | MHz |
| LO Input Drive Level | Single End or Differential | Full | -10 | -6 | 0 | dBm |
| Power/Voltage Gain | High Gain Mode | Full | 21.5 | 25 | 29 | dB |
| Noise Figure SSB |  | Full | - | 3.7 | 5.0 | dB |
| Input IP3 |  | Full | -17.5 | -11 | - | dBm |
| Input P1dB |  | Full | -27.5 | -22 | - | dBm |

Cascaded LNA/Mixer AC Electrical Specifications Assumes a direct connection between the LNA and Mixer, IF = 374MHz, LO $=2075 \mathrm{MHz}$ at $-6 \mathrm{dBm}, \mathrm{V}_{\mathrm{CC}}=2.7$ Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power/Voltage Gain | Low Gain Mode | Full | -9 | -5 | -1 | dB |
| Noise Figure |  | 25 | - | 25 | - | dB |
| Output IM3 at -4dBm Input Tones |  | Full | -42 | -40.5 | -40 | dBc |
| Input P1dB |  | Full | -1 | +2.5 | - | dBm |
| LNA Input $50 \Omega$ VSWR | High Gain Mode | 25 | 1.28 | 1.65:1 | 2.0:1 | - |
|  | Low Gain Mode | 25 | 1.1:1 | 1.3:1 | 2.0:1 | - |
| LO $50 \Omega$ VSWR | LO = Single End | 25 | 1.4:1 | 1.4:1 | 2.0:1 | - |
| Differential IF Output Load | Shared with TX | 25 | - | 200 | - | $\Omega$ |
| IF Output Capacitance (Single Ended) |  | 25 | - | 1.2 | - | pF |
| IF Output Resistance (Single Ended) |  | 25 | - | 5.5 | - | $\mathrm{k} \Omega$ |
| LO to Mixer RF Feedthrough (Uncascaded) |  | 25 | - | -50 | -20 | dBm |
| LO to LNA Input Feedthrough (Cascaded, no filter) |  | 25 | -69 | -60 | -50 | dBm |
| Gain Switching Speed at Full Scale - High to Low | $\pm 1 \mathrm{~dB}$ settling | Full | - | 0.03 | 0.1 | $\mu \mathrm{s}$ |
| Gain Switching Speed at Full Scale - Low to High | $\pm 1 \mathrm{~dB}$ settling | Full | - | 0.25 | 0.3 | $\mu \mathrm{S}$ |
| Image Rejection | With Matching Network | 25 | - | 14 | - | dB |

Cascaded Transmit Mixer AC Electrical Specifications Assumes a direct connection between the Mixer and Preamplifier, $\mathrm{F}=374 \mathrm{MHz}, \mathrm{LO}=2075 \mathrm{MHz}$ at $-6 \mathrm{dBm}, \mathrm{VCC}=2.7$ Unless Otherwise Specified.

| PARAMETER | TEST CONDITIONS | TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RF Frequency Range |  | Full | 2400 | - | 2500 | MHz |
| IF Frequency Range |  | Full | 280 | 374 | 600 | MHz |
| LO Frequency Range |  | Full | 1800 | - | 2220 | MHz |
| Power Conversion Gain | $200 \Omega$ In, $50 \Omega$ Out | Full | 21 | 25 | 29 | dB |
| SSB Noise Figure |  | Full | - | 10 | 15 | dB |
| Output IP3 |  | Full | +12 | +14 | +20 | dBm |
| Output P1dB |  | Full | +2 | +4 | +9 | dBm |
| LO Input Drive Level | Same as RX | Full | -10 | -6 | 0 | dBm |
| LO to Transmit Mixer RF Feedthrough (Uncascaded) |  | 25 | - | -37 | -20 | dBm |
| LO to Transmit Amp. Output Feedthrough (Uncascaded) |  | 25 | - | -45 | -30 | dBm |
| LO to Transmit Amp. Output Feedthrough (Cascaded, no filter) |  | 25 | - | -15 | -5 | dBm |
| Preamplifier Output $50 \Omega$ VSWR |  | 25 | - | 2.3:1 | 3.0:1 | - |
| LO 50 2 VSWR | LO = Single End | 25 | - | 1.4:1 | 2.0:1 | - |
| Differential IF Input Load | Shared with RX | 25 | - | 200 | - | $\Omega$ |
| IF Input Capacitance (Single Ended) |  | 25 | - | 1.1 | - | pF |
| IF Input Resistance (Single Ended) |  | 25 | - | 0.7 | - | k ת |

Phase Lock Loop Electrical Specifications (See Notes 5 through 13)

| PARAMETER | TEST CONDITIONS | $\begin{aligned} & \text { TEMP. } \\ & \left({ }^{\circ} \mathrm{C}\right) \end{aligned}$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating LO Frequency (32/33 Prescaler) |  | Full | 1800 | - | 2220 | MHz |
| Operating LO Frequency (64/65 Prescaler) |  | Full | 1800 | - | 3500 | MHz |
| Reference Oscillator Frequency |  | Full | - | - | 50 | MHz |
| Selectable Prescaler Ratios (P) |  | Full | 32/33 | - | 64/65 | - |
| Swallow Counter Divide Ratio (A Counter) |  | Full | 0 | - | 127 | - |
| Programmable Counter Divide Ratio (B Counter) |  | Full | 3 | - | 2047 | - |
| Reference Counter Divide Ratio (R Counter) |  | Full | 3 | - | 32767 | - |
| Reference Oscillator Sensitivity, Single or Differential Sine Inputs |  | Full | 0.5 | - | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{PP}}$ |
| Reference Oscillator Sensitivity, CMOS Inputs, Single Ended or Complimentary |  | Full | - | CMOS | - | Note 7 |
| Reference Oscillator Duty Cycle | CMOS Inputs | 25 | 40 | - | 60 | \% |
| Charge Pump Sink/Source Current/Tolerance | 250 $\mu \mathrm{A}$ Selection $\pm 25 \%$ | 25 | 0.18 | 0.25 | 0.32 | mA |
| Charge Pump Sink/Source Current/Tolerance | $500 \mu \mathrm{~A}$ Selection $\pm 25 \%$ | 25 | 0.375 | 0.50 | 0.625 | mA |
| Charge Pump Sink/Source Current/Tolerance | $750 \mu \mathrm{~A}$ Selection $\pm 25 \%$ | 25 | 0.56 | 0.75 | 0.94 | mA |
| Charge Pump Sink/Source Current/Tolerance | 1 mA Selection $\pm 25 \%$ | 25 | 0.75 | 1.0 | 1.25 | mA |
| Charge Pump Sink/Source Mismatch |  | Full | - | - | 15 | \% |
| Charge Pump Output Compliance |  | Full | 0.5 | - | $\mathrm{V}_{\text {CC2 } 2-0.5}$ | V |
| Charge Pump Supply Voltage |  | Full | 2.7 | - | 3.6 | V |
| Serial Interface Clock Width | High Level t CWH | Full | 20 | - | - | ns |
|  | Low Level tcwL | Full | 20 | - | - | ns |
| Serial Interface Data/CIk Set-Up Time tcs |  | Full | 20 | - | - | ns |
| Serial Interface Data/CIk Hold Time ${ }_{\text {CH }}$ |  | Full | 10 | - | - | ns |
| Serial Interface CIk/LE Set-Up Time ${ }_{\text {E }}$ S |  | Full | 20 | - | - | ns |
| Serial Interface LE Pulse Width $\mathrm{t}_{\text {EW }}$ |  | Full | 20 | - | - | ns |

## NOTES:

5. The Serial data is clocked on the Rising Edge of the serial clock, MSB first. The serial Interface is active when LE is LOW. The serial Data is latched into defined registers on the rising edge of LE.
6. As long as power is applied, all register settings will remain stored, including the power down state. The system may then come in and out of the power down state without requiring the registers to be rewritten.
7. CMOS Reference Oscillator input levels are given in the General Electrical Specification section.

POWER ENABLE TRUTH TABLE

| PE1 | PE2 | PLL_PE <br> (SERIAL BUS) | STATUS |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 1 | Power Down State, Registers in Save Mode, Inactive PLL, Active <br> Serial Interface |
| 1 | 1 | 1 | Receive State, Active PLL |
| 1 | 0 | 1 | Transmit State, Active PLL |
| 0 | 1 | 1 | Inactive Transmit and Receive States, Active PLL, Active Serial <br> Interface |
| X | X | 0 | Inactive PLL, Disabled PLL Registers, Active Serial Interface |

NOTE:
8. PLL_PE is controlled via the serial interface, and can be used to disable the synthesizer. The actual synthesizer control is a logic AND function of PLL_PE and the result of the logic OR function of PE1 and PE2. PE1 and PE2 directly control the power enable functionality of the LO buffers.

## PLL Synthesizer Table

| SERIAL BITS | REGISTER DEFINITION |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LSB 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | MSB |
| R Counter | 0 | 0 | R(0) | $\mathrm{R}(1)$ | $\mathrm{R}(2)$ | R(3) | R(4) | $\mathrm{R}(5)$ | R(6) | R(7) | $\mathrm{R}(8)$ | R(9) | $\mathrm{R}(10)$ | $\mathrm{R}(11)$ | $\mathrm{R}(12)$ | $\mathrm{R}(13)$ | $\mathrm{R}(14)$ | X (D | on't C | are) |
| A/B Counter | 0 | 1 | A(0) | A(1) | $\mathrm{A}(2)$ | A(3) | $\mathrm{A}(4)$ | $\mathrm{A}(5)$ | A(6) | $\mathrm{B}(0)$ | $\mathrm{B}(1)$ | B (2) | B(3) | B(4) | $\mathrm{B}(5)$ | B(6) | B(7) | B(8) | B(9) | B(10) |
| Operational Mode | 1 | 0 | M(0) | 0 | M(2) | M(3) | M(4) | $\mathrm{M}(5)$ | M(6) | M(7) | $\mathrm{M}(8)$ | 0 | 0 | 0 | 0 | M(13) | $\mathrm{M}(14)$ | M(15) | X | X |

## Reference Frequency Counter/Divider

| BIT | DESCRIPTION |
| :---: | :--- |
| $R(0-14)$ | Least significant bit $R(0)$ to most significant bit $R(14)$ of the divide by $R$ counter. The Reference signal frequency is divided down <br> by this counter and is compared with a divided $L O$ by a phase detector. |

## LO Frequency Counters/Dividers

| BIT | DESCRIPTION |
| :---: | :--- |
| $A(0-6)$ | Least significant bit $A(0)$ to most significant bit $A(6)$ of a 7-bit Swallow counter and $L S B B(0)$ to $M S B$ B $(10)$ of the 11-bit divider. |
| $B(0-11)$ | The LO frequency is divided down by $[P * B+A]$, where $P$ is the Prescaler divider set by bit $M(2)$. This divided signal frequency is <br> compared by a phase detector with the divided Reference signal. |

## Operational Modes

| BIT | DESCRIPTION |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| M(0) | (PLL_PE), Phase Lock Loop Power Enable. 1 = Enable, 0 = Power Down. Serial port always on. |  |  |  |  |
| M(2) | Prescaler Select. $0=32 / 33,1=64 / 65$ |  |  |  |  |
| $\begin{aligned} & M(3) \\ & M(4) \end{aligned}$ | Charge Pump Current Setting |  | M(4) | M(3) | OUTPUT SINK/SOURCE |
|  |  |  | 0 | 0 | 0.25 mA |
|  |  |  | 0 | 1 | 0.50 mA |
|  |  |  | 1 | 0 | 0.75 mA |
|  |  |  | 1 | 1 | 1.00 mA |
| M(5) | Charge Pump Sign | M(6) | M(5) |  |  |
| M(6) |  | 0 | 0 | Source Current if LO/ [P*B+A] < Ref/R |  |
|  |  | 0 | 1 | Source Current if LO/ $[\mathrm{P} * \mathrm{~B}+\mathrm{A}]>\mathrm{Ref} / \mathrm{R}$ |  |
| $\begin{gathered} \mathrm{M}(7) \\ \mathrm{M}(8) \\ \mathrm{M}(13) \end{gathered}$ | LD Pin Multiplex Operation | M(13) | M(8) | M(7) | OUTPUT AT PIN LD |
|  |  | 0 | 0 | X | Lock Detect Operation |
|  |  | 0 | 1 | X | Short to GND |
|  |  | 1 | 0 | X | Serial Register Read Back |
|  |  | 1 | 1 | 0 | Ref. Divided by R Waveform |
|  |  | 1 | 1 | 1 | LO Divided by [ $\mathrm{P} * \mathrm{~B}+\mathrm{A}$ ] Waveform |
| M(14) | Charge Pump Operation/Test | M(15) | M(14) | OPERATION/TEST |  |
| M(15) |  | 0 | 0 | Normal Operation |  |
|  |  | 0 | 1 | Charge Pump Constant Current Source |  |
|  |  | 1 | 0 | Charge Pump Constant Current Sink |  |
|  |  | 1 | 1 | High Impedance State |  |



FIGURE 1. PLL SIMPLIFIED BLOCK DIAGRAM


NOTES:
9. Parenthesis data indicates programmable reference divider data.
10. Data shifted into register on clock rising edge.
11. Data is shifted in MSB first.

FIGURE 2. SERIAL DATA INPUT TIMING


NOTES:
12. Phase difference detection range: $-2 \pi$ to $+2 \pi$.
13. The minimum width pump up and pump down current pulses occur at the $\mathrm{D}_{\mathrm{O}}$ pin when the loop is locked.

FIGURE 3. PHASE COMPARATOR AND INTERNAL CHARGE PUMP CHARACTERISTICS

## Typical Evaluation Board Application



## Typical Evaluation Board Application (Continued)



## Typical Performance Curves



Marker $1=2.0 \mathrm{GHz}$, Real $=17.6 \Omega$, Imaginary $=35.2 \Omega$
Marker $2=2.45 \mathrm{GHz}$, Real $=18.2 \Omega$, Imaginary $=60.1 \Omega$ Marker $3=3.0 \mathrm{GHz}$, Real $=24.6 \Omega$, Imaginary $=82.5 \Omega$

FIGURE 4. S11 LNA in HIGH GAIN

| - SCALE $-5 d B / D I V$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  | 3 |
|  |  |  |  |  |  | $\square$ |  | - |
|  |  |  | 4 | $\square$ |  |  |  |  |
|  |  |  | 2 |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}=$ $R F=2 .$ | $\begin{aligned} & 3.30 \mathrm{~V} \\ & 3 \mathrm{GHz} \end{aligned}$ | TO 3.0G | GHz |  |  |  |  |  |
| ROOM | TEMP |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Pin }=-3 \\ & \perp \end{aligned}$ | $\begin{aligned} & \text { 30.dBm } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |

Marker $1=2.0 \mathrm{GHz},-50.3 \mathrm{~dB}$
Marker $2=2.45 \mathrm{GHz}, 36.9 \mathrm{~dB}$
Marker $3=3.0 \mathrm{GHz},-32.8 \mathrm{~dB}$
FIGURE 6. S12 LNA in HIGH GAIN


Marker $1=2.0 \mathrm{GHz}, 14.9 \mathrm{~dB}$
Marker $2=2.45 \mathrm{GHz}, 13.4 \mathrm{~dB}$
Marker $3=3.0 \mathrm{GHz}, 9.1 \mathrm{~dB}$
FIGURE 5. S21 LNA in HIGH GAIN


Marker $1=2.0 \mathrm{GHz}$, Real $=25.6 \Omega$, Imaginary $=8.1 \Omega$ Marker $2=2.45 \mathrm{GHz}$, Real $=79.5 \Omega$, Imaginary $=-30.6 \Omega$ Marker $3=3.0 \mathrm{GHz}$, Real $=17.4 \Omega$, Imaginary $=-3.2 \Omega$

FIGURE 7. S22 LNA in HIGH GAIN

## Typical Performance Curves (Continued)



Marker $1=2.0 \mathrm{GHz}$, Real $=21.5 \Omega$, Imaginary $=42.5 \Omega$ Marker $2=2.45 \mathrm{GHz}$, Real $=20.4 \Omega$, Imaginary $=64.0 \Omega$ Marker $3=3.0 \mathrm{GHz}$, Real $=22.6 \Omega$, Imaginary $=87.0 \Omega$

FIGURE 8. S11 LOW GAIN LNA


Marker $1=2.0 \mathrm{GHz},-16.4 \mathrm{~dB}$
Marker $2=2.45 \mathrm{GHz}, 16.5 \mathrm{~dB}$
Marker $3=3.0 \mathrm{GHz},-17.6 \mathrm{~dB}$
FIGURE 10. S12 LOW GAIN LNA

| SCALE <br> 2dB/DIV <br>  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |

Marker $1=2.0 \mathrm{GHz},-16.4 \mathrm{~dB}$
Marker $2=2.45 \mathrm{GHz},-16.4 \mathrm{~dB}$
Marker $3=3.0 \mathrm{GHz},-17.2 \mathrm{~dB}$
FIGURE 9. S21 LOW GAIN LNA


Marker $1=2.0 \mathrm{GHz}$, Real $=29.4 \Omega$, Imaginary $=16.5 \Omega$
Marker $2=2.45 \mathrm{GHz}$, Real $=77.7 \Omega$, Imaginary $=22.9 \Omega$ Marker $3=3.0$, Real $=43.0 \Omega$, Imaginary $=21.7 \Omega$

FIGURE 11. S22 LOW GAIN LNA

## Typical Performance Curves (Continued)



Marker $1=2.0 \mathrm{GHz}$, Real $=17.4 \Omega$, Imaginary $=-14.8 \Omega$
Marker 2 $=4.5 \mathrm{GHz}$, Real $=14.1 \Omega$, Imaginary $=9.8 \Omega$ Marker $3=3 \mathrm{GHz}$, Real $=13.1 \Omega$, Imaginary $=33.8 \Omega$

FIGURE 12. S11 RX MIXER


Marker $1=2.0 \mathrm{GHz}$, Real $=13.2 \Omega$, Imaginary $=1.2 \Omega$
Marker $2=2.45 \mathrm{GHz}$, Real $=11.2 \Omega$, Imaginary $=31.6 \Omega$ Marker $3=3.0 \mathrm{GHz}$, Real $=46.6 \Omega$, Imaginary $=21.7 \Omega$

FIGURE 14. S11 PREAMP


Marker $1=2.0 \mathrm{GHz}$, Real $=23.4 \Omega$, Imaginary $=5.9 \Omega$ Marker $2=2.45 \mathrm{GHz}$, Real $=59.9 \Omega$, Imaginary $=55.7 \Omega$ Marker $3=3.0 \mathrm{GHz}$, Real $=72.4 \Omega$, Imaginary $=12.5 \Omega$

FIGURE 13. S22 TX MIXER


Marker $1=2.0 \mathrm{GHz}, 10.7 \mathrm{~dB}$
Marker $2=2.45 \mathrm{GHz}, 15.5 \mathrm{~dB}$
Marker 3-3.0GHz, 12.5dB
FIGURE 15. S21 PREAMP

## Typical Performance Curves (Continued)



Marker $1=2.0 \mathrm{GHz},-35.2 \mathrm{~dB}$
Marker $2=2.45 \mathrm{GHz}, 30.1 \mathrm{~dB}$
Marker $3=3.0 \mathrm{GHz},-33.3 \mathrm{~dB}$
FIGURE 16. S12 PREAMP


FIGURE 18. LNA HIGH GAIN AND NOISE FIGURE vs SUPPLY VOLTAGE


Marker $1=2.0 \mathrm{GHz}$, Real $=21.9 \Omega$, Imaginary $=48.0 \Omega$ Marker $2=2.45 \mathrm{GHz}$, Real $=53.4 \Omega$, Imaginary $=46.5 \Omega$ Marker $3=3.0 \mathrm{GHz}$, Real $=21.4 \Omega$, Imaginary $=54.6 \Omega$

FIGURE 17. S22 PREAMP


FIGURE 19. LNA HIGH GAIN AND NOISE FIGURE vs SUPPLY VOLTAGE

## Typical Performance Curves (Continued)



FIGURE 20. LNA LOW GAIN vs SUPPLY VOLTAGE


FIGURE 22. RX MIXER GAIN AND SSB NOISE FIGURE vs SUPPLY VOLTAGE


FIGURE 21. LNA LOW GAIN vs SUPPLY VOLTAGE


FIGURE 23. RX MIXER GAIN AND SSB NOISE FIGURE vs SUPPLY VOLTAGE

## Thin Plastic Quad Flatpack Packages (TQFP)



Q64.10x10 (JEDEC MS-026ACD ISSUE B) 64 LEAD THIN PLASTIC QUAD FLATPACK PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |  |
| A | - | 0.047 | - | 1.20 | - |  |  |
| A1 | 0.002 | 0.005 | 0.05 | 0.15 | - |  |  |
| A2 | 0.038 | 0.041 | 0.95 | 1.05 | - |  |  |
| b | 0.007 | 0.010 | 0.17 | 0.27 | 6 |  |  |
| b1 | 0.007 | 0.009 | 0.17 | 0.23 | - |  |  |
| D | 0.468 | 0.476 | 11.90 | 12.10 | 3 |  |  |
| D1 | 0.390 | 0.397 | 9.9 | 10.10 | 4,5 |  |  |
| E | 0.468 | 0.476 | 11.9 | 12.10 | 3 |  |  |
| E1 | 0.390 | 0.397 | 9.9 | 10.10 | 4,5 |  |  |
| L | 0.018 | 0.029 | 0.45 | 0.75 | - |  |  |
| N | 64 |  |  |  | 64 |  | 7 |
| e | $0.020 ~ B S C ~$ | 0.50 | BSC | - |  |  |  |

Rev. 0 7/98
NOTES:

1. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
2. All dimensions and tolerances per ANSI Y14.5M-1982.
3. Dimensions D and E to be determined at seating plane -C -
4. Dimensions D1 and E1 to be determined at datum plane $-\mathrm{H}-$
5. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm ( 0.010 inch) per side.
6. Dimension $b$ does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum b dimension by more than 0.08 mm ( 0.003 inch).
7. " N " is the number of terminal positions

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

## Sales Office Headquarters

Intersil Corporation
P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902
TEL: (321) 724-7000
FAX: (321) 724-7240

## EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

ASIA
Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 227169310
FAX: (886) 227153029

