## 600V, SMPS Series N-Channel IGBT

The HGTD3N60A4S, HGT1S3N60A4S and the HGTP3N60A4 are MOS gated high voltage switching devices combining the best features of MOSFETs and bipolar transistors. These devices have the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between $25^{\circ} \mathrm{C}$ and $150^{\circ} \mathrm{C}$.

This IGBT is ideal for many high voltage switching applications operating at high frequencies where low conduction losses are essential. This device has been optimized for high frequency switch mode power supplies.

Formerly Developmental Type TA49327.

## Ordering Information

| PART NUMBER | PACKAGE | BRAND |
| :--- | :--- | :--- |
| HGTD3N60A4S | TO-252AA | 3N60A4 |
| HGT1S3N60A4S | TO-263AB | 3N60A4 |
| HGTP3N60A4 | TO-220AB | 3N60A4 |

NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-252AA or the TO-263AB in tape and reel, i.e. HGT1S3N60A4S9A

## Symbol



## Features

- >100kHz Operation at 390V, 3A
- 200 kHz Operation at 390V, 2.5A
- 600V Switching SOA Capability
- Typical Fall Time. 70 ns at $T_{J}=125^{\circ} \mathrm{C}$
- $12 \mathrm{~mJ} \mathrm{E}_{\text {AS }}$ Capability
- Low Conduction Loss
- Temperature Compensating SABER ModeI www.intersil.com
- Related Literature
- TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"


## Packaging

JEDEC TO-252AA


JEDEC TO-263AB


JEDEC TO-220AB


INTERSIL CORPORATION IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS

| $4,56,534$ | 4,5873 |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $4,364,073$ | $4,417,385$ | $4,430,792$ | $4,443,931$ | $4,466,176$ | $4,516,143$ | $4,532,534$ | $4,644,637$ |
| $4,598,461$ | $4,605,948$ | $4,620,211$ | $4,631,564$ | $4,639,754$ | $4,639,762$ | $4,641,162$ | $4,794,432$ |
| $4,682,195$ | $4,684,413$ | $4,694,313$ | $4,717,679$ | $4,743,952$ | $4,783,690$ | $4,801,986$ |  |
| $4,803,533$ | $4,809,045$ | $4,809,047$ | $4,810,665$ | $4,823,176$ | $4,837,606$ | $4,860,080$ |  |
| $4,888,627$ | $4,890,143$ | $4,901,127$ | $4,904,609$ | $4,933,740$ | $4,963,951$ | $4,969,027$ |  |

Absolute Maximum Ratings $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified

|  |  | ALL TYPES | UNITS |
| :---: | :---: | :---: | :---: |
| Collector to Emitter Voltage . | $B V_{\text {CES }}$ | 600 | V |
| Collector Current Continuous |  |  |  |
| At $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ | $\mathrm{I}_{\mathrm{C} 25}$ | 17 | A |
| At $\mathrm{T}_{\mathrm{C}}=110^{\circ} \mathrm{C}$ | . $\mathrm{C}_{\text {1110 }}$ | 8 | A |
| Collector Current Pulsed (Note 1) | ... ${ }^{\text {CM }}$ | 40 | A |
| Gate to Emitter Voltage Continuous | . $\mathrm{V}_{\mathrm{GES}}$ | $\pm 20$ | V |
| Gate to Emitter Voltage Pulsed | . $\mathrm{V}_{\text {GEM }}$ | $\pm 30$ | V |
| Switching Safe Operating Area at $\mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}$, Figure 2 | .SSOA | 15A at 600V |  |
| Single Pulse Avalanche Energy at $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$. | . $\mathrm{E}_{\text {AS }}$ | 12 mJ at 3A |  |
| Power Dissipation Total at $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$. | $\ldots \mathrm{P}_{\mathrm{D}}$ | 70 | W |
| Power Dissipation Derating $\mathrm{T}_{\mathrm{C}}>25^{\circ} \mathrm{C}$ |  | 0.56 | W/ ${ }^{\circ} \mathrm{C}$ |
| Operating and Storage Junction Temperature Range. | $\mathrm{T}_{\mathrm{J}}, \mathrm{T}_{\text {STG }}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature for Soldering |  |  |  |
| Leads at 0.063in (1.6mm) from Case for 10s. |  | 300 | ${ }^{\circ} \mathrm{C}$ |
| Package Body for 10s, See Tech Brief 334 | . $\mathrm{T}_{\text {PKG }}$ | 260 | ${ }^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. Pulse width limited by maximum junction temperature.

Electrical Specifications $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified

| PARAMETER | SYMBOL | TEST CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Collector to Emitter Breakdown Voltage | $\mathrm{BV}_{\text {CES }}$ | $\mathrm{I}^{\mathrm{C}}=250 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{GE}}=0 \mathrm{~V}$ |  | 600 | - | - | V |
| Emitter to Collector Breakdown Voltage | $B V_{\text {ECS }}$ | $\mathrm{I}_{\mathrm{C}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{GE}}=0 \mathrm{~V}$ |  | 15 | - | - | V |
| Collector to Emitter Leakage Current | ICES | $\mathrm{V}_{\text {CE }}=600 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | - | - | 250 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{J}=125^{\circ} \mathrm{C}$ | - | - | 2.0 | mA |
| Collector to Emitter Saturation Voltage | $\mathrm{V}_{\text {CE(SAT }}$ | $\begin{aligned} & \mathrm{I} \mathrm{C}=3 \mathrm{~A}, \\ & \mathrm{~V}_{\mathrm{GE}}=15 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ | - | 2.0 | 2.7 | V |
|  |  |  | $\mathrm{T}_{J}=125^{\circ} \mathrm{C}$ | - | 1.6 | 2.2 | V |
| Gate to Emitter Threshold Voltage | $\mathrm{V}_{\mathrm{GE}(\mathrm{TH})}$ | $\mathrm{I}_{\mathrm{C}}=250 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CE}}=600 \mathrm{~V}$ |  | 4.5 | 6.1 | 7.0 | V |
| Gate to Emitter Leakage Current | IGES | $\mathrm{V}_{\mathrm{GE}}= \pm 20 \mathrm{~V}$ |  | - | - | $\pm 250$ | nA |
| Switching SOA | SSOA | $\begin{aligned} & \mathrm{T}_{J}=150^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{G}}=50 \Omega, \mathrm{~V}_{\mathrm{GE}}=15 \mathrm{~V} \\ & \mathrm{~L}=200 \mu \mathrm{H}, \mathrm{~V}_{\mathrm{CE}}=600 \mathrm{~V} \end{aligned}$ |  | 15 | - | - | A |
| Pulsed Avalanche Energy | $\mathrm{E}_{\text {AS }}$ | $\mathrm{I}^{\mathrm{I} E}=3 \mathrm{~A}, \mathrm{~L}=2.7 \mathrm{mH}$ |  | 12 | - | - | mJ |
| Gate to Emitter Plateau Voltage | $V_{\text {GEP }}$ | $\mathrm{I}_{\mathrm{C}}=3 \mathrm{~A}, \mathrm{~V}_{\mathrm{CE}}=300 \mathrm{~V}$ |  | - | 8.8 | - | V |
| On-State Gate Charge | $\mathrm{Q}_{\mathrm{g}(\mathrm{ON})}$ | $\begin{aligned} & \mathrm{I} \mathrm{C}=3 \mathrm{~A}, \\ & \mathrm{~V}_{\mathrm{CE}}=300 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{GE}}=15 \mathrm{~V}$ | - | 21 | 25 | nC |
|  |  |  | $\mathrm{V}_{\mathrm{GE}}=20 \mathrm{~V}$ | - | 26 | 32 | nC |
| Current Turn-On Delay Time | $\mathrm{t}_{\text {( }(\mathrm{ON}) \mathrm{l}}$ | $\begin{aligned} & \text { IGBT and Diode at } T_{J}=2 \\ & I_{C E}=3 \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{CE}}=390 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{GE}}=15 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{G}}=50 \Omega \\ & \mathrm{~L}=1 \mathrm{mH} \\ & \text { Test Circuit }- \text { Figure } 20 \end{aligned}$ |  | - | 6 | - | ns |
| Current Rise Time | $\mathrm{tr}_{\mathrm{r}}$ |  |  | - | 11 | - | ns |
| Current Turn-Off Delay Time | $\mathrm{t}_{\mathrm{d}(\mathrm{OFF}) \mathrm{l}}$ |  |  | - | 73 | - | ns |
| Current Fall Time | ${ }_{\text {t }}$ |  |  | - | 47 | - | ns |
| Turn-On Energy (Note 3) | EON1 |  |  | - | 37 | - | $\mu \mathrm{J}$ |
| Turn-On Energy (Note 3) | EON2 |  |  | - | 55 | 70 | $\mu \mathrm{J}$ |
| Turn-Off Energy (Note 2) | EOFF |  |  | - | 25 | 35 | $\mu \mathrm{J}$ |

## Electrical Specifications $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current Turn-On Delay Time | $\mathrm{t}_{\mathrm{d}(\mathrm{ON}) \mathrm{l}}$ | IGBT and Diode at $\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ ${ }^{\prime} \mathrm{I} E=3 \mathrm{~A}$ <br> $\mathrm{V}_{\mathrm{CE}}=390 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{GE}}=15 \mathrm{~V}$ <br> $R_{G}=50 \Omega$ <br> $\mathrm{L}=1 \mathrm{mH}$ <br> Test Circuit - Figure 20 | - | 5.5 | 8 | ns |
| Current Rise Time | $\mathrm{tr}_{\mathrm{rl}}$ |  | - | 12 | 15 | ns |
| Current Turn-Off Delay Time | $\mathrm{t}_{\mathrm{d} \text { (OFF) }}$ |  | - | 110 | 165 | ns |
| Current Fall Time | $\mathrm{t}_{\mathrm{fl}}$ |  | - | 70 | 100 | ns |
| Turn-On Energy (Note 3) | EON1 |  | - | 37 | - | $\mu \mathrm{J}$ |
| Turn-On Energy (Note 3) | EON2 |  | - | 90 | 100 | $\mu \mathrm{J}$ |
| Turn-Off Energy (Note 2) | EOFF |  | - | 50 | 80 | $\mu \mathrm{J}$ |
| Thermal Resistance Junction To Case | $\mathrm{R}_{\text {өJC }}$ |  | - | - | 1.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES:
2. Turn-Off Energy Loss (EOFF) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (ICE = OA). All devices were tested per JEDEC Standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss.
3. Values for two Turn-On loss conditions are shown for the convenience of the circuit designer. EON1 is the turn-on loss of the IGBT only. EON2 is the turn-on loss when a typical diode is used in the test circuit and the diode is at the same $T_{J}$ as the IGBT. The diode type is specified in Figure 20.

## Typical Performance Curves Unless Otherwise Specified



FIGURE 1. DC COLLECTOR CURRENT vs CASE TEMPERATURE


FIGURE 3. OPERATING FREQUENCY vs COLLECTOR TO EMITTER CURRENT


FIGURE 2. MINIMUM SWITCHING SAFE OPERATING AREA


FIGURE 4. SHORT CIRCUIT WITHSTAND TIME

Typical Performance Curves Unless Otherwise Specified (Continued)


FIGURE 5. COLLECTOR TO EMITTER ON-STATE VOLTAGE

$\mathrm{I}_{\mathrm{CE}}$, COLLECTOR TO EMITTER CURRENT (A)

FIGURE 7. TURN-ON ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT

$\mathrm{I}_{\mathrm{CE}}$, COLLECTOR TO EMITTER CURRENT (A)

FIGURE 9. TURN-ON DELAY TIME vs COLLECTOR TO EMITTER CURRENT


FIGURE 6. COLLECTOR TO EMITTER ON-STATE VOLTAGE

$I_{C E}$, COLLECTOR TO EMITTER CURRENT (A)

FIGURE 8. TURN-OFF ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT

$I_{C E}$, COLLECTOR TO EMITTER CURRENT (A)

FIGURE 10. TURN-ON RISE TIME vs COLLECTOR TO EMITTER CURRENT

Typical Performance Curves Unless Otherwise Specified (Continued)


FIGURE 11. TURN-OFF DELAY TIME vs COLLECTOR TO EMITTER CURRENT


FIGURE 13. TRANSFER CHARACTERISTIC


FIGURE 15. TOTAL SWITCHING LOSS vs CASE TEMPERATURE


ICE, COLLECTOR TO EMITTER CURRENT (A)

FIGURE 12. FALL TIME vs COLLECTOR TO EMITTER CURRENT


FIGURE 14. GATE CHARGE WAVEFORMS


FIGURE 16. TOTAL SWITCHING LOSS vs GATE RESISTANCE

Typical Performance Curves Unless Otherwise Specified (Continued)


FIGURE 17. CAPACITANCE vs COLLECTOR TO EMITTER VOLTAGE


FIGURE 18. COLLECTOR TO EMITTER ON-STATE VOLTAGE vs GATE TO EMITTER VOLTAGE


FIGURE 19. IGBT NORMALIZED TRANSIENT THERMAL RESPONSE, JUNCTION TO CASE

## Test Circuit and Waveforms



FIGURE 20. INDUCTIVE SWITCHING TEST CIRCUIT

## Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gateinsulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

1. Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "ECCOSORBDTM LD26" or equivalent.
2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means - for example, with a metallic wristband.
3. Tips of soldering irons should be grounded.
4. Devices should never be inserted into or removed from circuits with power on.
5. Gate Voltage Rating - Never exceed the gate-voltage rating of $\mathrm{V}_{\mathrm{GEM}}$. Exceeding the rated $\mathrm{V}_{\mathrm{GE}}$ can result in permanent damage to the oxide layer in the gate region.
6. Gate Termination - The gates of these devices are essentially capacitors. Circuits that leave the gate opencircuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
7. Gate Protection - These devices do not have an internal monolithic Zener diode from gate to emitter. If gate protection is required an external Zener is recommended.


FIGURE 21. SWITCHING TEST WAVEFORMS

## Operating Frequency Information

Operating frequency information for a typical device (Figure 3) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (lCE) plots are possible using the information shown for a typical unit in Figures 6, 7, 8, 9 and 11. The operating frequency plot (Figure 3) of a typical device shows $f_{\text {MAX1 }}$ or $\mathrm{f}_{\text {MAX2 }}$; whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.
$f_{M A X 1}$ is defined by $f_{M A X 1}=0.05 /\left(t_{d(O F F)} I^{+} t_{d(O N) I}\right)$. Deadtime (the denominator) has been arbitrarily held to 10\% of the on-state time for a $50 \%$ duty factor. Other definitions are possible. $t_{d(O F F) \mid}$ and $t_{d(O N)!}$ are defined in Figure 21. Device turn-off delay can establish an additional frequency limiting condition for an application other than $\mathrm{T}_{\mathrm{JM}}$.
$f_{\text {MAX2 }}$ is defined by $f_{\text {MAX2 }}=\left(P_{D}-P_{C}\right) /\left(E_{\text {OFF }}+E_{O N 2}\right)$. The allowable dissipation ( $P_{D}$ ) is defined by $P_{D}=\left(T_{J M}-T_{C}\right) / R_{\theta J C}$. The sum of device switching and conduction losses must not exceed $\mathrm{P}_{\mathrm{D}}$. A $50 \%$ duty factor was used (Figure 3) and the conduction losses $\left(\mathrm{P}_{\mathrm{C}}\right)$ are approximated by $\mathrm{P}_{\mathrm{C}}=\left(\mathrm{V}_{\mathrm{CE}} \mathrm{x}\right.$ $\left.\mathrm{I}_{\mathrm{CE}}\right) / 2$.
$\mathrm{E}_{\mathrm{ON} 2}$ and $\mathrm{E}_{\mathrm{OFF}}$ are defined in the switching waveforms shown in Figure 21. $\mathrm{E}_{\mathrm{ON} 2}$ is the integral of the instantaneous power loss ( $\mathrm{I}_{\mathrm{CE}} \times \mathrm{V}_{\mathrm{CE}}$ ) during turn-on and $E_{\text {OFF }}$ is the integral of the instantaneous power loss (ICE $X$ $\mathrm{V}_{\mathrm{CE}}$ ) during turn-off. All tail losses are included in the calculation for $\mathrm{E}_{\mathrm{OFF}}$; i.e., the collector current equals zero ( $l_{C E}=0$ ).


|  | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | MIN | MAX | MIN | MAX | NOTES |
| A | 0.086 | 0.094 | 2.19 | 2.38 | - |
| $\mathrm{A}_{1}$ | 0.018 | 0.022 | 0.46 | 0.55 | 4,5 |
| b | 0.028 | 0.032 | 0.72 | 0.81 | 4,5 |
| $\mathrm{~b}_{1}$ | 0.033 | 0.040 | 0.84 | 1.01 | 4 |
| $\mathrm{~b}_{2}$ | 0.205 | 0.215 | 5.21 | 5.46 | 4,5 |
| $\mathrm{~b}_{3}$ | 0.190 | - | 4.83 | - | 2 |
| c | 0.018 | 0.022 | 0.46 | 0.55 | 4,5 |
| D | 0.270 | 0.290 | 6.86 | 7.36 | - |
| E | 0.250 | 0.265 | 6.35 | 6.73 | - |
| e | 0.090 TYP |  | 2.28 TYP |  | 7 |
| $\mathrm{e}_{1}$ | 0.180 BSC |  | 4.57 |  | BSC |
| $\mathrm{H}_{1}$ | 0.035 | 0.045 | 0.89 | 1.14 | - |
| $\mathrm{J}_{1}$ | 0.040 | 0.045 | 1.02 | 1.14 | - |
| L | 0.100 | 0.115 | 2.54 | 2.92 | - |
| $\mathrm{L}_{1}$ | 0.020 | - | 0.51 | - | 4,6 |
| $\mathrm{~L}_{2}$ | 0.025 | 0.040 | 0.64 | 1.01 | 3 |
| $\mathrm{~L}_{3}$ | 0.170 | - | 4.32 | - | 2 |

NOTES:

1. These dimensions are within allowable dimensions of Rev. B of JEDEC TO-252AA outline dated 9-88.
2. $L_{3}$ and $b_{3}$ dimensions establish a minimum mounting surface for terminal 4.
3. Solder finish uncontrolled in this area.
4. Dimension (without solder).
5. Add typically 0.002 inches $(0.05 \mathrm{~mm})$ for solder plating.
6. $L_{1}$ is the terminal length for soldering.
7. Position of lead to be measured 0.090 inches $(2.28 \mathrm{~mm})$ from bottom of dimension D.
8. Controlling dimension: Inch.
9. Revision 9 dated 5-99.

TO-252AA 16 mm TAPE AND REEL


GENERAL INFORMATION

1. 2500 PIECES PER REEL.
2. ORDER IN MULTIPLES OF FULL REELS ONLY.
3. MEETS EIA-481 REVISION "A" SPECIFICATIONS.


TO-263AB SURFACE MOUNT JEDEC TO-263AB PLASTIC PACKAGE


MINIMUM PAD SIZE RECOMMENDED FOR
SURFACE-MOUNTED APPLICATIONS

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.170 | 0.180 | 4.32 | 4.57 | - |
| $\mathrm{A}_{1}$ | 0.048 | 0.052 | 1.22 | 1.32 | 4,5 |
| b | 0.030 | 0.034 | 0.77 | 0.86 | 4,5 |
| $\mathrm{~b}_{1}$ | 0.045 | 0.055 | 1.15 | 1.39 | 4,5 |
| $\mathrm{~b}_{2}$ | 0.310 | - | 7.88 | - | 2 |
| c | 0.018 | 0.022 | 0.46 | 0.55 | 4,5 |
| D | 0.405 | 0.425 | 10.29 | 10.79 | - |
| E | 0.395 | 0.405 | 10.04 | 10.28 | - |
| e | 0.100 TYP |  | 2.54 TYP |  | 7 |
| $\mathrm{e}_{1}$ | 0.200 | BSC | 5.08 BSC | 7 |  |
| $\mathrm{H}_{1}$ | 0.045 | 0.055 | 1.15 | 1.39 | - |
| $\mathrm{J}_{1}$ | 0.095 | 0.105 | 2.42 | 2.66 | - |
| L | 0.175 | 0.195 | 4.45 | 4.95 | - |
| $\mathrm{L}_{1}$ | 0.090 | 0.110 | 2.29 | 2.79 | 4,6 |
| $\mathrm{~L}_{2}$ | 0.050 | 0.070 | 1.27 | 1.77 | 3 |
| $\mathrm{~L}_{3}$ | 0.315 | - | 8.01 | - | 2 |

NOTES:

1. These dimensions are within allowable dimensions of Rev. C of JEDEC TO-263AB outline dated 2-92.
2. $L_{3}$ and $b_{2}$ dimensions established a minimum mounting surface for terminal 4.
3. Solder finish uncontrolled in this area.
4. Dimension (without solder).
5. Add typically 0.002 inches $(0.05 \mathrm{~mm})$ for solder plating.
6. $L_{1}$ is the terminal length for soldering.
7. Position of lead to be measured 0.120 inches $(3.05 \mathrm{~mm})$ from bottom of dimension D.
8. Controlling dimension: Inch.
9. Revision 10 dated 5-99.

## TO-263AB

24mm TAPE AND REEL


## TO-220AB

## 3 LEAD JEDEC TO-220AB PLASTIC PACKAGE



| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.170 | 0.180 | 4.32 | 4.57 | - |
| $\mathrm{A}_{1}$ | 0.048 | 0.052 | 1.22 | 1.32 | - |
| b | 0.030 | 0.034 | 0.77 | 0.86 | 3,4 |
| $\mathrm{~b}_{1}$ | 0.045 | 0.055 | 1.15 | 1.39 | 2,3 |
| c | 0.014 | 0.019 | 0.36 | 0.48 | $2,3,4$ |
| D | 0.590 | 0.610 | 14.99 | 15.49 | - |
| $\mathrm{D}_{1}$ | - | 0.160 | - | 4.06 | - |
| E | 0.395 | 0.410 | 10.04 | 10.41 | - |
| $\mathrm{E}_{1}$ | - | 0.030 | - | 0.76 | - |
| e | 0.100 TYP | 2.54 TYP |  | 5 |  |
| $\mathrm{e}_{1}$ | 0.200 | BSC | 5.08 | BSC | 5 |
| $\mathrm{H}_{1}$ | 0.235 | 0.255 | 5.97 | 6.47 | - |
| $\mathrm{J}_{1}$ | 0.100 | 0.110 | 2.54 | 2.79 | 6 |
| $\mathrm{~L}^{2}$ | 0.530 | 0.550 | 13.47 | 13.97 | - |
| $\mathrm{L}_{1}$ | 0.130 | 0.150 | 3.31 | 3.81 | 2 |
| $\varnothing$ ØP | 0.149 | 0.153 | 3.79 | 3.88 | - |
| Q | 0.102 | 0.112 | 2.60 | 2.84 | - |

NOTES:

1. These dimensions are within allowable dimensions of Rev. $J$ of JEDEC TO-220AB outline dated 3-24-87.
2. Lead dimension and finish uncontrolled in $L_{1}$.
3. Lead dimension (without solder).
4. Add typically 0.002 inches $(0.05 \mathrm{~mm})$ for solder coating.
5. Position of lead to be measured 0.250 inches $(6.35 \mathrm{~mm})$ from bottom of dimension D.
6. Position of lead to be measured 0.100 inches $(2.54 \mathrm{~mm})$ from bottom of dimension D.
7. Controlling dimension: Inch.
8. Revision 2 dated 7-97.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

## For information regarding Intersil Corporation and its products, see web site www.intersil.com

## Sales Office Headquarters

Intersil Corporation
P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902
TEL: (321) 724-7000
FAX: (321) 724-7240

## EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee 1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

## ASIA

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 227169310
FAX: (886) 227153029

