

# 10-Bit, 20 MSPS A/D Converter

#### August 1997


#### Features

- Resolution ±0.5 LSB (DNL) ..... 10-Bit
- Maximum Sampling Frequency ...... 20 MSPS
- Low Power Consumption
  (Reference Current Excluded) .....150mW
- Standby Mode Power ......5mW
- No Sample and Hold Required
- TTL Compatible Inputs
- Three-State TTL Compatible Outputs
- Single +5V Analog Power Supply
- Single +3.3V or +5V Digital Power Supply

# Applications

- Video Digitizing Multimedia
- Data Communications
- Image Scanners
- Medical Imaging
- Video Recording Equipment
- Camcorders
- QAM Demodulation

#### Pinout



CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999


# Description

The HI5710A is a low power, 10-bit, CMOS analog-to-digital converter. The use of a 2-step architecture realizes low power consumption, 150mW, and a maximum conversion speed of 20MHz with only a 3 clock cycle data latency. The HI5710A can be powered down, disabling the chip and the digital outputs, reducing power to less than 5mW. A built-in, user controllable, calibration circuit is used to provide low linearity error, 1 LSB. The low power, high speed and small package outline make the HI5710A an ideal choice for CCD, battery, and high channel count applications.

The HI5710A does not require an external sample and hold but requires an external reference and includes force and sense reference pins for increased accuracy. The digital outputs can be inverted, with the MSB controlled separately, allowing for various digital output formats. The HI5710A includes a test mode where the digital outputs can be set to a fixed state to ease in-circuit testing.

# **Ordering Information**

PART NO.	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE	PKG. NO.
HI5710AJCQ	-20 to 75	48 Ld MQFP	Q48.7x7-S



Absolute	Maximum	Ratings	T <sub>A</sub> = 25 <sup>o</sup> C
----------	---------	---------	------------------------------------

# $\begin{array}{c} \text{Supply Voltage, AV_{DD}, DV_{DD}, } \\ \text{Reference Voltage, V_{RT}, V_{RB}, \dots, V_{DD} + 0.5 \text{V to } V_{SS} - 0.5 \text{V} \\ \text{Analog Input Voltage, V_{IN}, \dots, V_{DD} + 0.5 \text{V to } V_{SS} - 0.5 \text{V} \\ \text{Digital Input Voltage, V_{IH}, V_{IL}, \dots, V_{DD} + 0.5 \text{V to } V_{SS} - 0.5 \text{V} \\ \text{Digital Output Voltage, V_{OH}, V_{OL}, \dots, V_{DD} + 0.5 \text{V to } V_{SS} - 0.5 \text{V} \\ \end{array}$

#### **Operating Conditions**

#### Supply Voltage

AV <sub>DD</sub> , AV <sub>SS</sub>	+5V ±0.25V
DV <sub>DD</sub> , DV <sub>SS</sub>	+3.3V to 5V ±0.25V
DGND-AGND	
Reference Input Voltage	
V <sub>RB</sub>	1.8V to 2.8V
V <sub>RT</sub>	

#### **Thermal Information**

Thermal Resistance (Typical, Note 1)	$\theta_{JA}$ (°C/W)
MQFP Package	111
Maximum Junction Temperature	
Maximum Storage Temperature Range, TSTG65	5 <sup>0</sup> C to 150 <sup>0</sup> C
Maximum Lead Temperature (Soldering 10s)	300 <sup>0</sup> C
(Lead Tips Only)	

Analog Input Range, $V_{IN}$ $(V_{RT} - V_{RB})$ (1.8 $V_{P-P}$ to 2.8 $V_{P-P}$ ) Clock Pulse Width
t <sub>PW1</sub>
t <sub>PW0</sub> 25ns (Min) Temperature, T <sub>A</sub> 20°C to 75°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:


1.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SYSTEM PERFORMANCE	•		•		4
Offset Voltage	от	40	90	140	mV
	ОВ	-120	-70	-20	mV
Integral Non-Linearity, INL	V <sub>IN</sub> = 2.0V to 4.0V	-	±1.3	±2.0	LSB
Differential Non-Linearity, DNL		-	±0.5	±1.0	LSB
DYNAMIC CHARACTERISTICS		•		•	
Maximum Conversion Speed, f <sub>C</sub>	f <sub>IN</sub> = 1kHz Ramp	20	-	-	MSPS
Minimum Conversion Speed, f <sub>C</sub>		-	-	0.5	MSPS
Effective Number of Bits, ENOB	f <sub>IN</sub> = 3MHz	-	8.7	-	Blts
Signal to Noise and Distortion, SIN	AD $f_{IN} = 100 \text{kHz}$	-	53	-	dB
	f <sub>IN</sub> = 500kHz	-	52	-	dB
	f <sub>IN</sub> = 1MHz	-	53	-	dB
	f <sub>IN</sub> = 3MHz	-	54	-	dB
	f <sub>IN</sub> = 7MHz	-	47	-	dB
	f <sub>IN</sub> = 10MHz	-	45	-	dB
Spurious Free Dynamic Range, SF	DR f <sub>IN</sub> = 100kHz	-	60	-	dB
	f <sub>IN</sub> = 500kHz	-	59	-	dB
	f <sub>IN</sub> = 1MHz	-	60	-	dB
	f <sub>IN</sub> = 3MHz	-	65	-	dB
	f <sub>IN</sub> = 7MHz	-	50	-	dB
	f <sub>IN</sub> = 10MHz	-	49	-	dB
Differential Gain Error, DG	NTSC 40 IRE Mod Ramp, f <sub>C</sub> = 14.3 MSPS	-	1.0	-	%
Differential Phase Error, DP		-	0.3	_	Degree


PARAMETER		TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
ANALOG INPUTS							
Analog Input Bandwidth (-3dB), E	3W			-	100	-	MHz
Analog Input Current		$V_{IN} = 4V$		-	-	50	μΑ
		V <sub>IN</sub> = 2V		-50	-	-	μΑ
Analog Input Capacitance, C <sub>IN</sub>		V <sub>IN</sub> = 2.5V + 0.07V <sub>RMS</sub>		-	9	-	pF
REFERENCE INPUT					·		4
Reference Pin Current, I <sub>RT</sub>		RESET = Low		5	7	11	mA
Reference Pin Current, I <sub>RB</sub>		RESET = Low		-11	-7	-5	mA
Reference Resistance ( $V_{RT}$ to $V_{F}$	<sub>RB</sub> ), R <sub>REF</sub>			180	280	380	Ω
DIGITAL INPUTS			·		·		
Digital Input Voltage	V <sub>IH</sub>	AV <sub>DD</sub> = 4.75V to 5.25V	2.3	-	-	V	
	V <sub>IL</sub>	1				0.80	V
Digital Input Current	put Current I <sub>IH</sub> DV <sub>DD</sub> = Max V <sub>IH</sub> = DV <sub>DD</sub>		V <sub>IH</sub> = DV <sub>DD</sub>	-	-	5	μΑ
	IIL	1	V <sub>IL</sub> = 0V	-	-	5	μA
DIGITAL OUTPUTS					·		4
Digital Output Current	I <sub>OH</sub>	$\overline{\text{OE}} = \text{AV}_{\text{SS}}, \text{DV}_{\text{DD}} = \text{Min}$	V <sub>OH</sub> = DV <sub>DD</sub> -0.5V	3.5	-	-	mA
	I <sub>OL</sub>	1	$V_{OL} = 0.4V$	3.5	-	-	mA
Digital Output Leakage Current	I <sub>OZH</sub>	$\overline{OE} = AV_{DD}, DV_{DD} = Max$	V <sub>OH</sub> = DV <sub>DD</sub>	-	-	1	μΑ
	I <sub>OZL</sub>		$V_{OL} = 0V$	-	-	1	μΑ
TIMING CHARACTERISTICS		•			. <u> </u>		
Output Data Delay, t <sub>DL</sub>		Load is One TTL Gate		8	13	18	ns
Output Enable/Disable Delay	t <sub>PZL</sub>			10	15	20	ns
	t <sub>PLZ</sub>			20	25	30	ns
	t <sub>PZH</sub>			10	15	20	ns
	t <sub>PHZ</sub>			20	25	30	ns
Sampling Delay, t <sub>SD</sub>				2	4	6	ns
POWER SUPPLY CHARACTER	ISTIC		ŀ		<u>.                                    </u>		<u>.</u>
Analog Supply Current, IA <sub>DD</sub>		f <sub>IN</sub> = 1kHz Ramp Wave Inp	20	27	34	mA	
Digital Supply Current, ID <sub>DD</sub>		1	-	3	5	mA	
Analog Standby Current		CE = High		-	-	1.0	mA
Digital Standby Current		1	-	-	1.0	μA	


NOTE:

2. Electrical specifications guaranteed only under the stated operating conditions.









PIN NUMBER	SYMBOL	EQUIVALENT CIRCUIT	DESCRIPTION
1 to 5, 8 to 12	D0 to D9	DV <sub>DD</sub>	Digital Outputs: D0 (LSB) to D9 (MSB).
13	то	·	Test Pin, Leave Pin Open.
7, 45	DV <sub>DD</sub>		Digital V <sub>DD</sub> .
6, 16, 48	DVSS		Digital V <sub>SS</sub> .
27, 28, 36, 43, 44	AV <sub>SS</sub>		Analog V <sub>SS</sub> .
17	SEL		Controls calibration input pulse selection after completion of the internal start-up calibration function High: Selects the internal auto calibration pulse generation function Low: Selects the external calibration pulse input, CAI pin 41.
22	CLK	AV <sub>DD</sub> (2) AV <sub>SS</sub>	Clock Pin.
41	CAL	AV <sub>DD</sub> (4) AV <sub>SS</sub>	Calibration Pulse Input, calibration starts on a falling edge, normally high.
15	RESET		Calibration Circuit Reset and Internal Calibration Function Restart, resets with a negative pulse normally high.
14	TIN		Factory Test Signal Input, normally tied to AV <sub>SS</sub> of AV <sub>DD</sub> .

# Pin Description and I/O Pin Equivalent Circuit

PIN UMBER	SYMBOL	EQUIVALENT CIRCUIT	DESCRIPTION
29, 30	V <sub>RT</sub>	AV <sub>DD</sub>	Reference Top, normally 4.0V.
34, 35	V <sub>RB</sub>	29, 30 AV <sub>SS</sub> 34, 35	Reference Bottom, normally 2.0V.
38	AT		Factory Test Signal Output, leave pin open.
42	TS		Factory Test Signal Input, tie to AV <sub>DD</sub> .
37	TSTR		Factory Test Signal Input, tie to AV <sub>SS</sub> .
23	ŌĒ		D0 to D9 Output Enable. Low: Outputs Enabled. High: High Impedance State.
24	CE		Chip Enable. Low: Active State. High: Standby State.
19	TESTMODE		Test Mode. High: Normal Output State. Low: Output fixed.
20	LINV		Output Inversion. High: D0 to D8 are inverted. Low: D0 to D8 are normal.

PIN NUMBER	SYMBOL	EQUIVALENT CIRCUIT	DESCRIPTION
21	MINV		Output Inversion. High: D9 is inverted. Low: D9 is normal.
18, 25, 26	AV <sub>DD</sub>		Analog V <sub>DD</sub> .
39	V <sub>IN</sub>	AV <sub>DD</sub> 39 AV <sub>SS</sub>	Analog Input.

INPUT SIGNAL		DIGITAL OUTPUT CODE										
VOLTAGE	STEP	MSB	MSB									LSB
V <sub>RT</sub>	1023	1	1	1	1	1	1	1	1	1	1	1
•	•					•						
•	•					•						
•	•					•						
•	512	1	0	0	0	0	0	0	0	0	0	0
	511	0	1	1	1	1	1	1	1	1	1	1
•	•					•						
•	•					•						
	•					•						
V <sub>RB</sub>	0	0	0	0	0	0	0	0	0	0	0	0

A/D OUTPUT CODE TABLE

NOTE:

3. This table shows the correlation between the analog input voltage and the digital output code. (TESTMODE = 1, MINV and LINV= 0)

DIGITAL OUTPUT DATA FORMAT TABLE

TESTMODE	LINV	MINV	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9
1	0	0	Ν	Ν	Ν	Ν	N	Ν	Ν	N	Ν	Ν
1	1	0	I	I	I	I	I	I	I	I	I	N
1	0	1	Ν	N	N	Ν	N	N	Ν	N	N	I
1	1	1	I	I	I	I	I	I	I	I	I	I
0	0	0	1	0	1	0	1	0	1	0	1	0
0	1	0	0	1	0	1	0	1	0	1	0	0
0	0	1	1	0	1	0	1	0	1	0	1	1
0	1	1	0	1	0	1	0	1	0	1	0	1

NOTES:

4. This table shows the output state for the combination of TESTMODE, LINV, and MINV states.

5. N: Non-Inverted Output.

6. I: Inverted Output.

# **Detailed Description**

The HI5710A is a two step A/D converter featuring a 5-bit upper comparator group and a 5-bit lower comparator group. A user controllable internal calibration unit is used to improve linearity.

The voltage references must be supplied externally, with  $V_{RB}$  and  $V_{RT}$  typically being set to 2.0V and 4.0V respectively.

Both chip enable and output enable pins are provided for flexibility and to reduce power consumption. The digital outputs can be inverted by control inputs LINV and MINV, where LINV controls outputs D0 through D8 and MINV controls output D9 (MSB). This allows for various digital output data formats, such as straight binary, inverted binary, offset two's complement or inverted offset two's complement.

#### Analog Input

The analog input typically requires a  $2V_{P-P}$  full scale input signal. The full scale input can range from  $1.8V_{P-P}$  to  $2.8V_{P-P}$  dependent on the voltage references used.

The input capacitance is small when compared with other flash type A/D converters. However, it is necessary to drive the input with an amplifier with sufficient bandwidth and drive capability. Op amps such as the HA5020 should make an excellent input amplifier depending on the application requirements. In order to prevent parasitic oscillation, it may be necessary to insert a resistor between the output of the amplifier and the A/D input. Be sure to consider the amplifiers settling time in CCD applications or where step inputs are expected.

#### **Reference Input**

The analog input voltage range of the A/D is set by the voltage difference between the V<sub>RT</sub> and V<sub>RB</sub> voltage references. The HI5710A is designed for use with external voltage references of 2.0V and 4.0V on V<sub>RB</sub> and V<sub>RT</sub>, respectively. The analog input voltage range of the A/D will now be from 2.0V to 4.0V. The V<sub>RB</sub> voltage reference range is 1.8V to 2.8V and the V<sub>RT</sub> voltage reference range is 3.6V to 4.6V. The voltage difference between the V<sub>RT</sub> and V<sub>RB</sub> voltage references, (V<sub>RT</sub> - V<sub>RB</sub>), can range from 1.8V to 2.8V.

The V<sub>RT</sub> and V<sub>RB</sub> voltage reference input pins must be decoupled to analog ground to minimize noise on these references. A  $0.1\mu$ F capacitor is usually adequate.

#### **Clock Input**

The HI5710A samples the input signal on the rising edge of the clock with the digital data being latched at the digital outputs (D0 - D9) after 3 clock cycles. The HI5710A is designed for use with a 50% duty cycle square wave, but a 10% variation should not affect performance.

The clock input can be driven from +3.3V CMOS or +5V TTL/CMOS logic. When using a +3.3V digital supply, HC or AC CMOS logic will work well.

#### **Digital Inputs**

The digital inputs can be driven from +3.3V CMOS or +5V TTL/CMOS logic. When using a +3.3V digital supply, HC or AC CMOS logic will work well.

#### **Digital Outputs**

The digital outputs are CMOS outputs. The LINV control input will invert outputs D0 through D8 and MINV control input will invert output D9 (MSB). This allows the user to set the digital output data for a number of different digital formats. The outputs can also be three-stated by pulling the  $\overline{OE}$  control input high.

The digital output supply can run from +3.3V or +5V. The digital outputs will generate less radiated noise using +3.3V, but the outputs will have less drive capability. The digital outputs will only swing to  $DV_{DD}$ , therefore exercise care if interfacing to +5V logic when using a +3.3V supply.

The digital output data can also be set to a fixed, predetermined state, through the use of the TESTMODE, LINV and MINV control input signals, see the Digital Output Data Format table. By setting the TESTMODE pin low, the outputs go to a defined digital pattern. This pattern is varied by the MINV and LINV control inputs. This feature can be used for in-circuit testing of the digital output data bus.

#### **Calibration Function**

The HI5710A has a built-in calibration unit which is designed to provide superior linearity by correcting the gain error of the subrange amplification circuitry. In addition to the calibration unit, the HI5710A provides a built-in auto calibration pulse generation function. Figure 20 shows a functional block diagram of the auto calibration pulse generator circuit.

The calibration pulse generation functions provided can be subdivided into four operational areas. The first function is the generation of the calibration pulses required to complete the initial (power-up) calibration process when power is first supplied to the converter. The next two functions accommodated are the generation of periodic calibration pulses, either internally or externally, to maintain calibration. The last function is the provision for externally initiating or re-initiating the power-up calibration process.

#### **Power-up Calibration Function**

The initial power-up calibration requires over 600 calibration pulses in order to complete the calibration process when power is first applied to the converter. The power-up calibration function provided by the auto calibration pulse generator automatically generates these pulses internally and completes the initial calibration process. The following five conditions must be satisfied in order for the auto calibration pulse generator power-up calibration process to be initiated :

- a) The voltage between  $\text{AV}_{\text{DD}}$  and  $\text{AV}_{\text{SS}}$  is approximately 2.5V or more.
- b) The voltage between  $V_{\mbox{\scriptsize RT}}$  and  $V_{\mbox{\scriptsize RB}}$  is approximately 1.0V or more.
- c) The RESET control input pin (Pin 15) must be high (logic 1).
- d) The  $\overline{CE}$  control input pin (Pin 24) must be low (logic 0).
- e) Condition b must be met after condition a.

Once all five of these conditions is satisfied the power-up calibration pulses are generated. These power-up calibration pulses are derived from a divided-by sixteen sample clock

(CLK/16). A 14-bit counter is also counting the CLK/16 signal and when the 14-bit counter reaches the end of its count range the carry out from the counter is used to gate off or mask the CLK/16 power-up calibration pulses.

The time required for the power-up calibration process to be completed after the above five conditions has been met can be calculated using the following equation:

 $t_{Power-Up Cal} = (2^4 \times 2^{14})/(f_{CLK}) = 2^{18}/f_{CLK}.$ 

For example, if the sample clock frequency is 20MHz, the time required for the power-up calibration process to be completed, after the above five conditions has been met, is

 $t_{\text{Power-Up Cal}} = 2^{18}/f_{\text{CLK}} = 2^{18}/20 \times 10^6 = 262,144/20 \times 10^6,$ 

tpower-Up Cal = 13.1ms.

#### **Auto Calibration Pulse Generation Function**

The auto calibration pulse generator provides the user with the choice of internal or external periodic calibration pulse generation following the completion of the power-up calibration process. The selection of internal or external periodic calibration pulse generation is made through the use of the SEL control input pin (pin 17). Setting the SEL control input pin high (logic 1) selects the internal periodic calibration pulse generation function. Setting the SEL control input pin low (logic 0) selects the external calibration pulse input pin (CAL, pin 41).

For the case where the internal periodic calibration pulse generation function has been chosen, SEL control input pin high, the auto calibration pulse generator periodically generates calibration pulses internally so that calibration is performed constantly without the need to provide calibration input pulses from an external source. These periodic calibration pulses are derived from the divided-by sixteen sample clock (CLK/16). The CLK/16 signal drives a 24-bit counter which generates a carry-out that is used as the internal calibration pulse. The time between calibration pulses when using the internal auto calibration pulse generator can be calculated using the following equation:

 $t_{\text{Internal Cal Pulse}} = (2^4 \times 2^{24})/(f_{\text{CLK}}) = 2^{28}/f_{\text{CLK}}.$ 

For example, if the sample clock frequency is 20MHz, the time between internal auto calibration pulses is:

t<sub>Internal Cal Pulse</sub> =  $2^{28}$ /f<sub>CLK</sub> =  $2^{28}$ /20 x 10<sup>6</sup> = 268,435,456/20 x 10<sup>6</sup>,

t<sub>Internal Cal Pulse</sub> = 13.4s.

Since a calibration is completed once every seven calibration pulses, the time required to complete a calibration cycle is:

 $t_{Internal Cal Cycle} = (7 \times 2^{28})/f_{CLK}$ .

Therefore, if the sample clock frequency is 20MHz, the internal calibration cycle is:

$$t_{\text{Internal Cal Cycle}} = (7 \times 2^{28})/20 \times 10^6 = 93.95 \text{s}.$$

It should be noted that this method of periodic calibration may not be acceptable if the fixing of the lower five output bits during the calibration (see the discussion below on external calibration pulse input function) would cause problems since the calibration is executed asynchronously without regard to the analog input signal.

#### **External Calibration Pulse Input Function**

If the auto calibration pulse generation function cannot be used then periodic calibration can be performed by providing externally input calibration pulses to the CAL input pin (pin 41) and setting the SEL control input pin (pin 17) low. Refer to Figure 3, External Calibration Pulse Timing Diagram, for details on the required timing of the externally supplied calibration pulses.

A setup time of 10ns or longer is required for the CAL input and it must stay low for at least one sample clock (CLK) period. Calibration starts when the falling edge of the externally supplied calibration pulse, input to the CAL pin, is detected. One calibration is completed in 11 sample clock cycles. Seven sample clock cycles after the falling edge of the externally supplied calibration pulse is detected, the calibration circuit takes exclusive possession of the lower comparators, D0 through D4, for four sample clock cycles. During this time, the D0 through D4 outputs are latched with the previous data (cycle seven data). The upper 5 bits, D5 through D9, will operate as usual during the calibration.

The calibration must be done when the part is first powered up, if the sampling frequency changes, when the supplies vary more than 100mV or when ( $V_{RT} - V_{RB}$ ) changes more than 200mV. Figure 4 shows several possible external calibration pulse timing schemes where the calibration is performed outside the active video interval by using the video sync signal as the externally supplied CAL input. It is not necessary to calibrate as often as these figures show, these are only design ideas. It is also possible to use only the power-up calibration function by leaving the SEL control input pin (pin 17) low and fixing the CAL input pin (pin 41) either high or low. Note, however, that using only the power-up calibration function will require the above restrictions on the sample frequency and the fluctuation range of the power supply voltage and the reference voltage differential be maintained.

#### Initiating/Re-Initiating Power-up Calibration Function

The power-up calibration function can be initiated/re-initiated after the power supply voltage and the reference voltages are stabilized by using the  $\overline{CE}$  (pin 24) or RESET (pin 15) control input pins. This might prove useful in a situation where the turn-on characteristics of the power supply and reference voltages is unstable/indeterminate or where the sequence of power-up does not meet the required conditions stated earlier.

#### Power, Grounding, and Decoupling

To reduce noise effects, keep the analog and digital grounds separated. Bypass both the digital and analog V<sub>DD</sub> pins to their respective grounds with a ceramic  $0.1\mu$ F capacitor close to the input pin. A larger capacitor ( $1\mu$ F to  $10\mu$ F) should be placed somewhere on the PC board for low frequency decoupling of both analog and digital supplies.

The analog supply should be present before the digital supply to reduce the risk of latch-up. The digital supply can run from +3.3V or +5V. A +3.3V supply generates less radiated noise at the digital outputs, but results in less drive capability. The specifications do not change with digital supply levels. Remember, the digital outputs will only swing to  $DV_{DD}$ .

To obtain full expected performance from the converter be sure that the circuit board has a large ground plane to provide as low an impedance as possible. It is recommended that the converter be mounted directly to the circuit board and the use of a socket is highly discouraged.

# **Test Circuits**









FIGURE 17. INTEGRAL AND DIFFERENTIAL NON-LINEARITY ERROR TEST CIRCUIT
















FIGURE 21C. ONLY POWER-UP CALIBRATION BEING UTILIZED

# **Timing Definitions**

**Sampling Delay,** is the time delay between the external sample command (the rising edge of the clock) and the time at which the analog input signal is actually sampled. This delay is due to internal clock path propagation delays.

**Data Latency**, after the analog sample is taken, the digital representation is output on the digital data output bus after the 3rd cycle of the clock. This is due to the pipeline nature of the converter where the data has to ripple through the stages. This delay is specified as the data latency. After the data latency time, the data representing each succeeding analog input sample is output on the following rising edge of the clock pulse. The digital data output lags the analog input sample by 3 sampling clock cycles.

**Power-up Initialization,** this time is defined as the maximum number of clock cycles that are required to initialize the converter at power-up. The requirement arises from the need to initialize some dynamic circuits within the converter.

# Static Performance Definitions

**Differential Linearity Error, DNL**, is the worst case deviation of a code width from the ideal value of 1 LSB. The converter is guaranteed to have no missing codes over the operating temperature range.

**Integral Linearity Error, INL,** is the worst case deviation of a code center from a best fit straight line calculated from the measured data.

# **Dynamic Performance Definitions**

Fast Fourier Transform (FFT) techniques are used to evaluate the dynamic performance of the HI5710A. A low distortion sine wave is applied to the input, it is sampled, and the output is stored in RAM. The data is then transformed into the frequency domain with a 2048 point FFT and analyzed to evaluate the dynamic performance of the A/D. The analog sine wave input signal to the converter is -0.5dB down from full scale for all these tests. The distortion numbers are quoted in dBc (decibels with respect to carrier) and **DO NOT** include any correction factors for normalizing to full scale.

**Signal-to-Noise Ratio, SNR**, is the measured RMS signal to RMS noise for a specified analog input frequency and sampling frequency. The noise is the RMS sum of all of the spectral components excluding the fundamental and the first five harmonics.

**Signal-to-Noise + Distortion Ratio, SINAD,** is the measured RMS signal to RMS sum of all other spectral components below the Nyquist frequency excluding DC.

**Effective Number Of Bits, ENOB,** the effective number of bits (ENOB) is calculated from the measured SINAD data. as follows:


 $ENOB = (SINAD - 1.76 + V_{CORR}) / 6.02,$ 

where:  $V_{CORR} = 0.5$ dB.

 $\mathsf{V}_{\text{CORR}}$  adjusts the ENOB for the amount the analog input signal is below full scale.


**2nd and 3rd Harmonic Distortion,** is the ratio of the RMS value of the 2nd and 3rd harmonic component, respectively, to the RMS value of the measured input signal.

**Analog Input Bandwidth,** is the frequency at which the amplitude of the digitally reconstructed output has decreased 3dB below the amplitude of the input sine wave. The input sine wave has a peak-to-peak amplitude equal to the differential reference voltage. The bandwidth given is measured at the specified sampling frequency.



CMOS Logic Available in HC, HCT, AC, ACT, and FCT.





All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

#### Sales Office Headquarters

#### NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (321) 724-7000 FAX: (321) 724-7240

#### EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

#### ASIA

Intersil (Taiwan) Ltd. Taiwan Limited 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029