

# **HM5212325FBPC-B60**

128M LVTTL interface SDRAM  
100 MHz  
1-Mword × 32-bit × 4-bank  
PC/100 SDRAM

**HITACHI**

ADE-203-1122C (Z)  
Rev. 1.0  
May. 12 , 2000

## **Description**

The Hitachi HM5212325FBPC is a 128-Mbit SDRAM organized as 1048576-word × 32-bit × 4-bank. All inputs and outputs are referred to the rising edge of the clock input. It is packaged in standard 90-bump fine pitch BGA.

## **Features**

- Single chip wide bit solution ( $\times 32$ )
- 3.3 V power supply
- Clock frequency: 100 MHz (max)
- LVTTL interface
- Extremely small foot print: 0.8 mm pitch
  - Package: FBGA (BP-90)
- 4 banks can operate simultaneously and independently
- Burst read/write operation and burst read/single write operation capability
- Programmable burst length: 4/8/full page
- 2 variations of burst sequence
  - Sequential (BL = 4/8/full page)
  - Interleave (BL = 4/8)
- Programmable  $\overline{\text{CAS}}$  latency: 2/3
- Byte control by DQMB
- Refresh cycles: 4096 refresh cycles/64 ms

# **HM5212325FBPC-B60**

---

- 2 variations of refresh
  - Auto refresh
  - Self refresh
- Full page burst length capability
  - Sequential burst
  - Burst stop capability


## **Ordering Information**

Type No.	Frequency	CAS latency	Package
HM5212325FBPC-B60*	100 MHz	3	10 mm × 13 mm 90 bump FBGA (BP-90)

Note: 66 MHz operation at CAS latency = 2.

**Pin Arrangement**

90-bump FBGA




(Top view)

## Pin Description


Pin name	Function
A0 to A13	Address input Row address A0 to A11 Column address A0 to A7 Bank select address A12/A13 (BS)
DQ0 to DQ31	Data-input/output
$\overline{CS}$	Chip select
RAS	Row address strobe command
CAS	Column address strobe command
$\overline{WE}$	Write enable
DQMB0 to DQMB3	Byte data mask* <sup>1</sup>
CLK	Clock input
CKE	Clock enable
V <sub>cc</sub>	Power supply
V <sub>ss</sub>	Ground
Open	Open* <sup>2</sup>

- Note:
1. DQMB0: DQ0 to DQ7  
DQMB1: DQ8 to DQ15  
DQMB2: DQ16 to DQ23  
DQMB3: DQ24 to DQ31
  2. Don't connect. Internally connected with die.

## Block Diagram



## Power-up Sequence and Initialization Sequence



**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit	Note
Voltage on any pin relative to $V_{ss}$	$V_T$	–0.5 to $V_{cc} + 0.5$ (≤ 4.6 (max))	V	1
Supply voltage relative to $V_{ss}$	$V_{cc}$	–0.5 to +4.6	V	1
Short circuit output current	$I_{out}$	50	mA	
Operating temperature	$T_{opr}$	0 to +70 ( $T_j$ max = 110)	°C	
Storage temperature	$T_{stg}$	–55 to +125	°C	

Note: 1. Respect to  $V_{ss}$ .

**DC Operating Conditions ( $T_{case} = 0$  to  $+70^\circ\text{C}$  [ $T_j$  max =  $110^\circ\text{C}$ ])**

Parameter	Symbol	Min	Max	Unit	Notes
Supply voltage	$V_{cc}$	3.0	3.6	V	1, 2
	$V_{ss}$	0	0	V	3
Input high voltage	$V_{ih}$	2.0	$V_{cc} + 0.3$	V	1, 4
Input low voltage	$V_{il}$	–0.3	0.8	V	1, 5

Notes: 1. All voltage referred to  $V_{ss}$ .  
 2. The supply voltage with all  $V_{cc}$  pins must be on the same level.  
 3. The supply voltage with all  $V_{ss}$  pins must be on the same level.  
 4.  $V_{ih}$  (max) =  $V_{cc} + 2.0$  V for pulse width ≤ 3 ns at  $V_{cc}$ .  
 5.  $V_{il}$  (min) =  $V_{ss} – 2.0$  V for pulse width ≤ 3 ns at  $V_{ss}$ .

**DC Characteristics**(T<sub>case</sub> = 0 to +70°C [T<sub>j</sub> max = 110°C]), V<sub>CC</sub> = 3.3 V ± 0.3 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	HM5212325F			Test conditions	Notes
		-B60				
Operating current (CAS latency = 2)	I <sub>CC1</sub>	—	100	mA	Burst length = 1 t <sub>RC</sub> = min	1, 2, 3
(CAS latency = 3)	I <sub>CC1</sub>	—	110	mA		
Standby current in power down	I <sub>CC2P</sub>	—	6	mA	CKE = V <sub>IL</sub> , t <sub>CK</sub> = 12 ns	6
Standby current in power down (input signal stable)	I <sub>CC2PS</sub>	—	4	mA	CKE = V <sub>IL</sub> , t <sub>CK</sub> = ∞	7
Standby current in non power down	I <sub>CC2N</sub>	—	32	mA	CKE, CS = V <sub>IH</sub> , t <sub>CK</sub> = 12 ns	4
Standby current in non power down (input signal stable)	I <sub>CC2NS</sub>	—	18	mA	CKE = V <sub>IH</sub> , t <sub>CK</sub> = ∞	9
Active standby current in power down	I <sub>CC3P</sub>	—	8	mA	CKE = V <sub>IL</sub> , t <sub>CK</sub> = 12 ns	1, 2, 6
Active standby current in power down (input signal stable)	I <sub>CC3PS</sub>	—	6	mA	CKE = V <sub>IL</sub> , t <sub>CK</sub> = ∞	2, 7
Active standby current in non power down	I <sub>CC3N</sub>	—	40	mA	CKE, CS = V <sub>IH</sub> , t <sub>CK</sub> = 12 ns	1, 2, 4
Active standby current in non power down (input signal stable)	I <sub>CC3NS</sub>	—	30	mA	CKE = V <sub>IH</sub> , t <sub>CK</sub> = ∞	2, 9
Burst operating current (CAS latency = 2)	I <sub>CC4</sub>	—	110	mA	t <sub>CK</sub> = min, BL = 4	1, 2, 5
(CAS latency = 3)	I <sub>CC4</sub>	—	135	mA		
Refresh current	I <sub>CC5</sub>	—	190	mA	t <sub>RC</sub> = min	3
Self refresh current	I <sub>CC6</sub>	—	2	mA	V <sub>IH</sub> ≥ V <sub>CC</sub> − 0.2 V V <sub>IL</sub> ≤ 0.2 V	8
Self refresh current (L-version)	I <sub>CC6</sub>	—	0.8	mA		
Input leakage current	I <sub>LI</sub>	-2	2	μA	0 ≤ Vin ≤ V <sub>CC</sub>	
Output leakage current	I <sub>LO</sub>	-3	3	μA	0 ≤ Vout ≤ V <sub>CC</sub> DQ = disable	
Output high voltage	V <sub>OH</sub>	2.4	—	V	I <sub>OH</sub> = -4 mA	
Output low voltage	V <sub>OL</sub>	—	0.4	V	I <sub>OL</sub> = 4 mA	

- Notes:
1.  $I_{CC}$  depends on output load condition when the device is selected.  $I_{CC}$  (max) is specified at the output open condition.
  2. One bank operation.
  3. Input signals are changed once per one clock.
  4. Input signals are changed once per two clocks.
  5. Input signals are changed once per four clocks.
  6. After power down mode, CLK operating current.
  7. After power down mode, no CLK operating current.
  8. After self refresh mode set, self refresh current.
  9. Input signals are  $V_{IH}$  or  $V_{IL}$  fixed.

## Capacitance ( $T_a = 25^\circ C$ , $V_{CC} = 3.3 V \pm 0.3 V$ )

Parameter	Symbol	Min	Max	Unit	Notes
Input capacitance (CLK)	$C_{I1}$	4	8	pF	1, 2, 4
Input capacitance (Input except DQM)	$C_{I2}$	4	8	pF	1, 2, 4
Input capacitance (DQM)	$C_{I3}$	2	5	pF	1, 2, 4
Output capacitance (DQ)	$C_O$	2	5	pF	1, 2, 3, 4

- Notes:
1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
  2. Measurement condition:  $f = 1$  MHz, 1.4 V bias, 200 mV swing.
  3. DQMB =  $V_{IH}$  to disable Dout.
  4. This parameter is sampled and not 100% tested.


**AC Characteristics**(T<sub>case</sub> = 0 to +70°C [T<sub>j</sub> max = 110°C]), V<sub>CC</sub> = 3.3 V ± 0.3 V, V<sub>SS</sub> = 0 V)

Parameter	HM5212325F					
	-B60					
Parameter	HITACHI Symbol	PC/100 Symbol	Min	Max	Unit	Notes
System clock cycle time (CAS latency = 2)	t <sub>CK</sub>	Tclk	15	—	ns	1
(CAS latency = 3)	t <sub>CK</sub>	Tclk	10	—	ns	
CLK high pulse width	t <sub>CKH</sub>	Tch	3	—	ns	1
CLK low pulse width	t <sub>CKL</sub>	Tcl	3	—	ns	1
Access time from CLK (CAS latency = 2)	t <sub>AC</sub>	Tac	—	8	ns	1, 2
(CAS latency = 3)	t <sub>AC</sub>	Tac	—	6	ns	
Data-out hold time	t <sub>OH</sub>	Toh	3	—	ns	1, 2
CLK to Data-out low impedance	t <sub>LZ</sub>		2	—	ns	1, 2, 3
CLK to Data-out high impedance	t <sub>HZ</sub>		—	6	ns	1, 4
Input setup time	t <sub>AS</sub> , t <sub>CS</sub> , t <sub>DS</sub> , t <sub>CES</sub>	Tsi	2	—	ns	1, 5, 6
CKE setup time for power down exit	t <sub>CESP</sub>	Tpde	2	—	ns	1
Input hold time	t <sub>AH</sub> , t <sub>CH</sub> , t <sub>DH</sub> , t <sub>CEH</sub>	Thi	1	—	ns	1, 5
Ref/Active to Ref/Active command period	t <sub>RC</sub>	Trc	70	—	ns	1
Active to Precharge command period	t <sub>RAS</sub>	Tras	50	120000	ns	1
Active command to column command (same bank)	t <sub>RCD</sub>	Trcd	20	—	ns	1
Precharge to active command period	t <sub>RP</sub>	Trp	20	—	ns	1
Write recovery or data-in to precharge lead time	t <sub>DPL</sub>	Tdpl	10	—	ns	1
Active (a) to Active (b) command period	t <sub>RRD</sub>	Trrd	20	—	ns	1
Transition time (rise and fall)	t <sub>T</sub>		1	5	ns	
Refresh period	t <sub>REF</sub>		—	64	ms	

- Notes:
1. AC measurement assumes  $t_T = 1$  ns. Reference level for timing of input signals is 1.5 V.
  2. Access time is measured at 1.5 V. Load condition is  $CL = 50$  pF.
  3.  $t_{LZ}$  (min) defines the time at which the outputs achieves the low impedance state.
  4.  $t_{HZ}$  (max) defines the time at which the outputs achieves the high impedance state.
  5.  $t_{CES}$  define CKE setup time to CLK rising edge except power down exit command.
  6.  $t_{AS}/t_{AH}$ : Address,  $t_{CS}/t_{CH}$ :  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , DQM.  
 $t_{DS}/t_{DH}$ : Data-in,  $t_{CES}/t_{CEH}$ : CKE


## Test Conditions

- Input and output timing reference levels: 1.5 V
- Input waveform and output load: See following figures



## Package Dimensions

HM5212325FBPC (BP-90)



Details of the part A

Hitachi Code	BP-90
JEDEC	—
EIAJ	—
Mass (reference value)	0.28 g

## Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.



**Hitachi, Ltd.**

Semiconductor & Integrated Circuits.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL	NorthAmerica	: <a href="http://semiconductor.hitachi.com/">http://semiconductor.hitachi.com/</a>
	Europe	: <a href="http://www.hitachi-eu.com/hel/ecg">http://www.hitachi-eu.com/hel/ecg</a>
	Asia (Singapore)	: <a href="http://www.has.hitachi.com.sg/grp3/sicd/index.htm">http://www.has.hitachi.com.sg/grp3/sicd/index.htm</a>
	Asia (Taiwan)	: <a href="http://www.hitachi.com.tw/E/Product/SICD_Frame.htm">http://www.hitachi.com.tw/E/Product/SICD_Frame.htm</a>
	Asia (HongKong)	: <a href="http://www.hitachi.com.hk/eng/bo/grp3/index.htm">http://www.hitachi.com.hk/eng/bo/grp3/index.htm</a>
	Japan	: <a href="http://www.hitachi.co.jp/Sicd/index.htm">http://www.hitachi.co.jp/Sicd/index.htm</a>

### For further information write to:

Hitachi Semiconductor  
(America) Inc.  
179 East Tasman Drive,  
San Jose, CA 95134  
Tel: <1> (408) 433-1990  
Fax: <1>(408) 433-0223

Hitachi Europe GmbH  
Electronic components Group  
Dornacher Straße 3  
D-85622 Feldkirchen, Munich  
Germany  
Tel: <49> (89) 9 9180-0  
Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd.  
Electronic Components Group.  
Whitebrook Park  
Lower Cookham Road  
Maidenhead  
Berkshire SL6 8YA, United Kingdom  
Tel: <44> (1628) 585000  
Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd.  
16 Collyer Quay #20-00  
Hitachi Tower  
Singapore 049318  
Tel: 535-2100  
Fax: 535-1533

Hitachi Asia Ltd.  
Taipei Branch Office  
3F, Hung Kuo Building, No.167,  
Tun-Hwa North Road, Taipei (105)  
Tel: <886> (2) 2718-3666  
Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd.  
Group III (Electronic Components)  
7/F., North Tower, World Finance Centre,  
Harbour City, Canton Road, Tsim Sha Tsui,  
Kowloon, Hong Kong  
Tel: <852> (2) 735 9218  
Fax: <852> (2) 730 0281  
Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.



**Revision Record**

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Oct. 25, 1999	Initial issue	S. Hatano	S. Hatano
0.1	Jan. 7, 2000	Correct errors of pin arrangement Correct errors of DC Characteristics $I_{L1}$ : -4/4 to -2/2 $\mu$ A $I_{L0}$ : -6/6 to -3/3 $\mu$ A Package dimension Change tolerance value	Y. Kagaya	S. Hatano
0.2	Feb. 29, 2000	Capacitance $C_{L1}$ min: 5 pF to 4 pF $C_{L2}$ min: 5 pF to 4 pF $C_{L3}$ min: 2.5 pF to 2 pF $C_O$ min: 3 pF to 2 pF	M. Nishimura I. Hihara	
1.0	May. 12 ,2000	Package dimension Change of seated height		