64 k EEPROM (8-kword × 8-bit) Ready/Busy function

HITACHI

ADE-203-691A (Z) Preliminary Rev. 0.3 Nov. 1997

Description

The Hitachi HN58S65A series is electrically erasable and programmable ROM organized as 8192-word \times 8-bit. It has realized high speed, low power consumption and high reliability by employing advanced MNOS memory technology and CMOS process and circuitry technology. They also have a 64-byte page programming function to make their write operations faster.

Features


- Single supply: 2.2 to 3.6 V
- Access time: 150 ns (max)
- Power dissipation
 - Active: 10 mW/MHz (typ)
 - Standby: 36 µW (max)
- On-chip latches: address, data, \overline{CE} , \overline{OE} , \overline{WE}
- Automatic byte write: 15 ms (max)
- Automatic page write (64 bytes): 15 ms (max)
- Ready/Busy
- Data polling and Toggle bit
- Data protection circuit on power on/off
- Conforms to JEDEC byte-wide standard
- Reliable CMOS with MNOS cell technology
- 10⁵ erase/write cycles (in page mode)
- 10 years data retention
- Software data protection
- Industrial versions (Temperature range: -40 to + 85°C) are also available.

Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.

Ordering Information

Type No.	Access time	Package
HN58S65AT-15	150 ns	28-pin plastic TSOP(TFP-28DB)


Pin Arrangement



Pin Description

Pin name	Function
A0 to A12	Address input
I/O0 to I/O7	Data input/output
ŌĒ	Output enable
CE	Chip enable
WE	Write enable
V _{cc}	Power supply
V _{ss}	Ground
RDY/Busy	Ready busy
NC	No connection

Block Diagram



Operation Table

CE	OE	WE	RDY/Busy	I/O
V _{IL}	V _{IL}	V _{IH}	High-Z	Dout
VIH	×*1	×	High-Z	High-Z
V _{IL}	V _{IH}	V _{IL}	High-Z to V_{OL}	Din
V _{IL}	V _{IH}	V _{IH}	High-Z	High-Z
×	×	V _{IH}	·	
×	V _{IL}	×	_	_
V _{IL}	VIL	V _{IH}	V _{OL}	Dout (I/O7)
	V _{IL} V _{IH} V _{IL} X × ×	$ \begin{array}{c c} V_{IL} & V_{IL} \\ V_{IH} & \times^{*1} \\ V_{IL} & V_{IH} \\ V_{IL} & V_{IH} \\ \frac{\times}{\times} & \times \\ \times & V_{IL} \end{array} $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{tabular}{ c c c c c } \hline V_{IL} & V_{IH} & High-Z \\ \hline V_{IH} & \times^{*1} & \times & High-Z \\ \hline V_{IL} & V_{IH} & V_{IL} & High-Z to V_{OL} \\ \hline V_{IL} & V_{IH} & V_{IH} & High-Z \\ \hline \hline \frac{\times & \times & V_{IH} &}{\times & V_{IL} & \times & \\ \hline \hline \end{tabular}$

Notes: 1. \times : Don't care

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage relative to $\rm V_{\rm ss}$	V _{cc}	–0.6 to +7.0	V
Input voltage relative to V_{ss}	Vin	-0.5 ^{*1} to +7.0 ^{*3}	V
Operating temperature range *2	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C

Notes: 1. Vin min : -3.0 V for pulse width ≤ 50 ns.

2. Including electrical characteristics and data retention.

3. Should not exceed V_{cc} + 1.0 V.

Recommended DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{cc}	2.2	3.0	3.6	V
	V _{ss}	0	0	0	V
Input voltage	V _{IL}	-0.3* ¹		0.4	V
	V _{IH}	$V_{cc} \times 0.7$		V _{cc} + 0.3 ^{*2}	V
Operating temperature	Topr	0		70	°C

Notes: 1. V_{IL} min: -1.0 V for pulse width \leq 50 ns.

2. V_{IH} max: V_{CC} + 1.0 V for pulse width \leq 50 ns.

DC Characteristics (Ta = 0 to $+ 70^{\circ}$ C, V_{CC} = 2.2 to 3.6 V)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	I _{LI}	_		2	μΑ	V_{cc} = 5.5 V, Vin = 5.5 V
Output leakage current	I _{LO}			2	μA	$V_{cc} = 5.5 \text{ V}, \text{ Vout} = 5.5/0.4 \text{ V}$
Standby V _{cc} current	I _{CC1}		1 to 2	3.5	μA	$\overline{CE} = V_{cc}$
	I _{CC2}			500	μA	$\overline{CE} = V_{IH}$
Operating V _{cc} current	I _{CC3}			6	mA	lout = 0 mA, Duty = 100%, Cycle = 1 μ s at V _{cc} = 3.6 V
		_		12	mA	lout = 0 mA, Duty = 100%, Cycle = 150 ns at V_{cc} = 3.6 V
Output low voltage	V _{OL}			0.4	V	I _{oL} = 1.0 mA
Output high voltage	V _{OH}	$V_{cc} imes 0.8$			V	I _{OH} = -100 μA

Capacitance (Ta = 25° C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance	Cin*1	_	_	6	pF	Vin = 0 V
Output capacitance	Cout*1	_	—	12	pF	Vout = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to $+ 70^{\circ}$ C, V_{CC} = 2.2 to 3.6 V)

Test Conditions

- Input pulse levels : 0.4 V to 2.4 V (V_{cc} = 2.7 to 3.6 V), 0.4 V to 1.9 V (V_{cc} = 2.2 to 2.7 V)
- Input rise and fall time : ≤ 5 ns
- Input timing reference levels : 0.8, 1.8 V
- Output load : 1TTL Gate +100 pF
- Output reference levels : 1.5 V, 1.5 V ($V_{CC} = 2.7$ to 3.6 V)
 - 1.1 V, 1.1 V ($V_{CC} = 2.2$ to 2.7 V)

Read Cycle

		HN58S6	5A		
		-15			
Parameter	Symbol	Min	Max	Unit	Test conditions
Address to output delay	t _{ACC}	—	150	ns	$\overline{CE} = \overline{OE} = V_{IL}, \ \overline{WE} = V_{IH}$
CE to output delay	t _{CE}		150	ns	$\overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
OE to output delay	t _{oe}	10	80	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$
Address to output hold	t _{он}	0		ns	$\overline{CE} = \overline{OE} = V_{IL}, \ \overline{WE} = V_{IH}$
\overline{OE} (\overline{CE}) high to output float ^{*1}	t _{DF}	0	80	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$

Write Cycle


Parameter	Symbol	Min* ²	Тур	Max	Unit	Test conditions
Address setup time	t _{AS}	0	_	_	ns	
Address hold time	t _{AH}	150	_		ns	
$\overline{\text{CE}}$ to write setup time ($\overline{\text{WE}}$ controlled)	t _{cs}	0			ns	
TE hold time (WE controlled)	t _{cH}	0	_		ns	
$\overline{\text{WE}}$ to write setup time ($\overline{\text{CE}}$ controlled)	t _{ws}	0	_		ns	
WE hold time (CE controlled)	t _{wH}	0			ns	
OE to write setup time	t _{OES}	0			ns	
OE hold time	t _{oeH}	0	_		ns	
Data setup time	t _{DS}	150			ns	
Data hold time	t _{DH}	0	_		ns	
$\overline{\text{WE}}$ pulse width ($\overline{\text{WE}}$ controlled)	t _{wP}	200	_	_	ns	
CE pulse width (CE controlled)	t _{cw}	200	_	_	ns	
Data latch time	t _{DL}	200	—		ns	
Byte load cycle	t _{BLC}	0.4	_	30	μs	
Byte load window	t _{BL}	100			μs	
Write cycle time	t _{wc}			15* ³	ms	
Time to device busy	t _{DB}	120			ns	
Write start time	t _{DW}	0*4			ns	

Notes: 1. t_{DF} is defined as the time at which the outputs achieve the open circuit conditions and are no longer driven.


- 2. Use this device in longer cycle than this value.
- 3. t_{wc} must be longer than this value unless polling techniques or RDY/Busy are used. This device automatically completes the internal write operation within this value.
- Next read or write operation can be initiated after t_{DW} if polling techniques or RDY/Busy are used.
- 5. A6 through A12 are page addresses and these addresses are latched at the first falling edge of $\overline{\text{WE}}.$
- A6 through A12 are page addresses and these addresses are latched at the first falling edge of CE.
- 7. See AC read characteristics.


Timing Waveforms

Read Timing Waveform




Byte Write Timing Waveform(1) (WE Controlled)






Byte Write Timing Waveform(2) (CE Controlled)


Page Write Timing Waveform(1) (WE Controlled)





Page Write Timing Waveform(2) (CE Controlled)

Data Polling Timing Waveform





Toggle Bit


This device provide another function to determine the internal programming cycle. If the EEPROM is set to read mode during the internal programming cycle, I/O6 will charge from "1" to "0" (toggling) for each read. When the internal programming cycle is finished, toggling of I/O6 will stop and the device can be accessible for next read or program.

Toggle Bit Waveform


- Notes: 1. I/O6 beginning state is "1".
 - 2. I/O6 ending state will vary.
 - 3. See AC read characteristics.
 - 4. Any address location can be used, but the address must be fixed.







Software Data Protection Timing Waveform(2) (in non-protection mode)



Functional Description

Automatic Page Write

Page-mode write feature allows 1 to 64 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 63 bytes can be written in the same manner. Each additional byte load cycle must be started within 30 μ s from the preceding falling edge of \overline{WE} or \overline{CE} . When \overline{CE} or $\overline{W}\overline{E}$ is kept high for 100 μ s after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

Data Polling

Data polling indicates the status that the EEPROM is in a write cycle or not. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data outputs from I/O7 to indicate that the EEPROM is performing a write operation.

RDY/Busy Signal

 RDY/\overline{Busy} signal also allows status of the EEPROM to be determined. The RDY/\overline{Busy} signal has high impedance except in write cycle and is lowered to V_{OL} after the first write signal. At the end of a write cycle, the RDY/\overline{Busy} signal changes state to high impedance.

$\overline{\text{WE}}, \overline{\text{CE}}$ Pin Operation

During a write cycle, addresses are latched by the falling edge of \overline{WE} or \overline{CE} , and data is latched by the rising edge of \overline{WE} or \overline{CE} .

Write/Erase Endurance and Data Retention Time

The endurance is 10^5 cycles in case of the page programming and 10^4 cycles in case of the byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than 10^4 cycles.


Data Protection

1. Data Protection against Noise on Control Pins (CE, OE, WE) during Operation

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake.

To prevent this phenomenon, this device has a noise cancellation function that cuts noise if its width is 15 ns or less.


Be careful not to allow noise of a width of more than 15 ns on the control pins.



2. Data protection at V_{CC} on/off

When V_{CC} is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may act as a trigger and turn the EEPROM to program mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable state while the CPU is in an unstable state.

Note: The EEPROM should be kept in unprogrammable state during V_{CC} on/off by using CPU RESET signal.



(1) Protection by \overline{CE} , \overline{OE} , \overline{WE}

To realize the unprogrammable state, the input level of control pins must be held as shown in the table below.

CE	V _{cc}	х	×
ŌĒ	×	V _{ss}	×
WE	×	×	V _{cc}

×: Don't care.

 V_{cc} : Pull-up to V_{cc} level.

 V_{ss} : Pull-down to V_{ss} level.

3. Software data protection

To prevent unintentional programming caused by noise generated by external circuits, this device has the software data protection function. In software data protection mode, 3 bytes of data must be input before write data as follows. And these bytes can switch the non-protection mode to the protection mode. SDP is enabled if onry the 3 byte code is input.

Address	Data
1555	AA
↓	↓
0AAA	55
↓	↓
1555	A0
↓	↓
Write address	Write data } Normal data input

Software data protection mode can be canceled by inputting the following 6 bytes. After that, this device turns to the non-protection mode and can write data normally. But when the data is input in the canceling cycle, the data cannot be written.


Address	Data
1555	AA
0ÅÅA	55
1555	80
1555	AĂ
0ÅÅA	55
1555	20 20

The software data protection is not enabled at the shipment.

Note: There are some differences between Hitachi's and other company's for enable/disable sequence of software data protection. If there are any questions, please contact with Hitachi sales offices.

Package Dimensions

HN58S65AT Series (TFP-28DB)



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

For further information write to:

Hitachi America, Ltd. Semiconductor & IC Div. 2000 Sierra Point Parkway Brisbane, CA. 94005-1835 U S A Tel: 415-589-8300 Fax: 415-583-4207 Hitachi Europe GmbH Electronic Components Group Continental Europe Dornacher Straße 3 D-85622 Feldkirchen München Tel: 089-9 91 80-0 Fax: 089-9 29 30 00 Hitachi Europe Ltd. Electronic Components Div. Northern Europe Headquarters Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA United Kingdom Tel: 0628-585000 Fax: 0628-778322 Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 0104 Tel: 535-2100 Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong Tel: 27359218 Fax: 27306071