

HT82K68A

Multimedia Keyboard Encoder 8-Bit Mask MCU

Technical Document

- Tools Information
- FAQs
- Application Note

Features

- Operating voltage: 2.2V~5.5V
- 32/34 bidirectional I/O lines
- One 8-bit programmable timer counter with overflow interrupts
- · Crystal or RC oscillator
- · Watchdog Timer
- 3K×16 program ROM
- 160×8 data RAM
- One external interrupt pin (shared with PC2)

- 2.4V LVR by option (default disable)
- HALT function and wake-up feature reduce power consumption
- · Six-level subroutine nesting
- · Bit manipulation instructions
- 16-bit table read instructions
- 63 powerful instructions
- · All instructions in 1 or 2 machine cycles
- 20/28-pin SOP, 48-pin SSOP package

General Description


The HT82K68A is an 8-bit high performance peripheral interface IC, designed for multiple I/O products and multimedia applications. It supports interface to a low speed PC with multimedia keyboard or wireless keyboard in

Windows 95, Windows 98 or Windows 2000 environment. A HALT feature is included to reduce power consumption.

Rev. 1.70 1 December 26, 2005




Block Diagram



Rev. 1.70 2 December 26, 2005



Pin Assignment



Pin Description

Pin Name	I/O	Mask Option	Description
PA0~PA7	I/O	Wake-up Pull-high or None	Bidirectional 8-bit input/output port. Each bit can be configured as a wake-up input by mask option. Software* instructions determine the CMOS output or Schmitt trigger input with or without 12K pull-high resistor.
PB0~PB7	I/O	Pull-high or None	Bidirectional 8-bit input/output port. Software* instructions determine the output or Schmitt trigger input with or without pull-high resistor.
PC0	I/O	Wake-up Pull-high or None	This pin is an I/O port. NMOS open drain output with pull-high resistor and can be used as DATA or CLOCK line of PS2. This pin can be configured as a wake-up input by mask option.
PC1	I/O	Wake-up Pull-high or None	This pin is an I/O port. NMOS open drain output with pull-high resistor and can be used as DATA or CLOCK line of PS2. This pin can be configured as a wake-up input by mask option.
PC2~PC3	I/O	Wake-up Pull-high or None	Bidirectional 2-bit input/output port. Each bit can be configured as a wake-up input by mask option. Software* instructions determine the CMOS output or Schmitt trigger input with or without pull-high resistor. PC2 also as external interrupt input pin. PE0 determine whether rising edge or falling edge of PC2 to trigger the INT circuit.
PC4~PC7	I/O	Pull-high or None	Bidirectional 4-bit input/output port. Software* instructions determine the CMOS output or Schmitt trigger input with or without pull-high resistor.
PD0~PD7	I/O	Pull-high or None	Bidirectional 8-bit input/output port. Software* instructions determine the CMOS output or Schmitt Trigger input with or without pull-high resistor.

Rev. 1.70 3 December 26, 2005



Pin Name	I/O	Mask Option	Description
PE0~PE1	I/O	Pull-high or None	Bidirectional input/output port. Software* instruction determine the CMOS output or Schmitt trigger input with or without pull-high resistor. If PE0 output 1, rising edge of PC2 trigger INT circuit. PE0 output 0, falling edge of PC2 trigger INT circuit.
PE2	0		This pin is a CMOS output structure. The pad can function as LED (SCR) drivers for the keyboard. I_{OL} =18mA at V_{OL} =3.4V
PE3	0		This pin is a CMOS output structure. The pad can function as LED (NUM) drivers for the keyboard. $\rm I_{OL}$ =18mA at $\rm V_{OL}$ =3.4V
PE4	0		This pin is a CMOS output structure. The pad can function as LED (CAP) drivers for the keyboard. I_{OL} =18mA at V_{OL} =3.4V
VDD	_	_	Positive power supply
VSS	_	_	Negative power supply, ground
RESET	ı	_	Chip reset input. Active low. Built-in power-on reset circuit to reset the entire chip. Chip can also be externally reset via RESET pin
OSC1 OSC2	I 0	Crystal or RC	OSC1, OSC2 are connected to an RC network or a crystal for the internal system clock. In the case of RC operation, OSC2 is the output terminal for the 1/4 system clock; A 110k Ω resistor is connected to OSC1 to generate a 2 MHZ frequency.

Note: *: Software means the HT-IDE (Holtek Integrated Development Environment) can be configured by mask option.

Absolute Maximum Ratings

Supply VoltageV _{SS} -0.3V to V _{SS} +6.0V	Storage Temperature50°C to 125°C
Input VoltageV _{SS} =0.3V to V _{DD} +0.3V	Operating Temperature25°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics Ta=25°C

Cumbal	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Symbol	Falailletei	V_{DD}	Conditions	IVIIII.	Typ.	IVIAX.	Ullit
V_{DD}	Operating Voltage	_	_	2.2	_	5.5	V
		3V	No lood f = 6MHz	_	0.7	1.5	A
I _{DD1}	Operating Current (Crystal OSC)	5V	No load, f _{SYS} = 6MHz	_	2	5	mA
	On anation of Command (DC OCC)	3V	No load, f _{SYS} = 6MHz	_	0.5	1	A
I _{DD2}	Operating Current (RC OSC)	5V	INO IOAU, ISYS- OIVITZ	_	2	5	mA
			3V No London HALT	_	_	8	
I _{STB1}	Standby Current (WDT enabled)	5V	No load, system HALT	_	_	15	μΑ
	Charadha Camarat (MDT Diaghlad)	3V	No load aveters HALT	_	_	3	
I _{STB2}	Standby Current (WDT Disabled)	5V	No load, system HALT	_	_	6	μА
\/	Level Level Vallage for UO Barta (Ocharitt)	3V		0	_	0.9	.,
V _{IL1}	Input Low Voltage for I/O Ports (Schmitt)		_	0	_	1.5	V
\/	Lead III ab Valle on Carl VO Darte (Oab asit)	3V		2.1	_	3	.,
V _{IH1}	Input High Voltage for I/O Ports (Schmitt)			3.5	_	5	V



Cb. a.l	Parameter -		Test Conditions	NA:	T	N4	Unit
Symbol			Conditions	Min.	Тур.	Max.	Unit
V_{LVR}	Low Voltage Reset	_	_	_	2.4	_	V
\ /		3V		0	_	1.2	.,
V_{IL2}	Input Low Voltage for I/O Ports (CMOS)	5V		0		2.3	V
V_{IH2}	Input High Voltage for I/O Ports (CMOS)	3V		1.7	_	3	V
VIH2	input high voltage for 1/0 Ports (CMOS)	5V	_	2.7	_	5	V
V_{IL3}	Input Law Voltage (DESET)	3V		0	_	0.7	V
VIL3	Input Low Voltage (RESET)	5V	_	0	_	1.3	\ \ \ \ \ \
V	Lead High Valle on (DEOFT)	3V		2.4	_	3	V
V _{IH3}	Input High Voltage (RESET)	5V	_	4.0	_	5	
I _{OL}	I/O Port Sink Current (PA, PB, PC, PD, PE0~PE1)		V _{OL} = 0.5V	16	25	_	mA
I _{OH1}	I/O Port Source Current (PA, PB, PC2~PC7, PD, PE0~PE1)	5V	V _{OH} = 4.5V	-8	-16	_	mA
I _{OH2}	I/O Port Source Current (PE2~PE4)	5V	V _{OH} = 4.5V	-2.5	-4	_	mA
I _{LED}	LED Sink Current (SCR, NUM, CAP)	5V	V _{OL} =3.4V	10	18	24	mA
t _{POR}	Power-on Reset Time	5V	R=100kΩ, C=0.1μF	30	60	90	ms
R _{PH}	Internal Pull-high Resistance	3V		30	60	90	kΩ
TYPH	(PA, PB, PC, PD, PE)	5V	_	15	30	45	KS 2
R _{PH1}	Internal Pull-high Resistance (DATA, CLK)	3V		4	9	15	kΩ
· PHI	internal dil-night tesistance (BATA, OLIV)	5V	_	2	4.7	8	NS2
R _{PH2}	Internal Pull-high Resistance (RESET)	3V		30	60	90	kΩ
	manar an ingritionatano (REGET)	5V	_	15	31	46	N3.2
Δf/f	Frequency Variation	5V	Crystal	_	_	±1	%
Δ1/1	rrequericy variation		RC	_	_	±20	%

A.C. Characteristics Ta=25°C

Cumbal	Parameter		Test Conditions	Min.	Tim	Max	Unit
Symbol	Parameter	V_{DD}	Conditions	WIIII.	Тур.	Max.	Unit
f	Systems Clock (Crystal OSC)	3V		_	6	_	NAL I-
f _{SYS1}	System Clock (Crystal OSC)	5V	_	_	6	_	MHz
f _{SYS2}	System Clock (RC OSC)	3V	000	4.8	6	7.2	MHz
ISYS2	System Clock (RC 03C)	5V	OSC resistor 40kΩ	4.8	6	7.2	IVITZ
t	Watahdan Qasillatan	3V		45	90	180	
twptosc	Watchdog Oscillator	5V	_	35	76	130	μS
	Watch dog Times out Desired (DC)	3V	Mith and MDT and a lan	12	23	45	
t _{WDT1}	Watchdog Time-out Period (RC)	5V	Without WDT prescaler	9	19	35	ms
t _{WDT2}	Watchdog Time-out Period (System Clock)		Without WDT prescaler	_	1024	_	t _{SYS}
t _{RES}	External Reset Low Pulse Width	_	_	1	_	_	μS
t _{SST}	System Start-up Timer Period		Power-up or wake-up from HALT	_	1024	_	t _{SYS}
t _{INT}	Interrupt Pulse Width		_	1		_	μS

Note: t_{SYS}= 1/f_{SYS}



Functional Description

Execution Flow

The HT82K68A system clock is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute within one cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program Counter - PC

The 12-bit program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a maximum of 4096 addresses.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.


The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

Once a control transfer takes place, an additional dummy cycle is required.

Program Memory - ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized with 3072×16 bits, addressed by the program counter and table pointer.



Execution Flow


Mode	Program Counter											
Wode	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0
External Interrupt	0	0	0	0	0	0	0	0	0	1	0	0
Timer Counter Overflow	0	0	0	0	0	0	0	0	1	0	0	0
Skip			Program Counter+2									
Loading PCL	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Note: *11~*0: Program counter bits #11~#0: Instruction code bits S11~S0: Stack register bits

@7~@0: PCL bits

Rev. 1.70 6 December 26, 2005





Program Memory

Certain locations in the program memory are reserved for special usage:

Location 000

This area is reserved for the initialization program. After chip reset, the program always begins execution at location 000H

Location 004H

Location 004H is reserved for external interrupt service program. If the PC2 (external input pin) is activated, the interrupt is enabled, and the stack is not full, the program begins execution at location 004H. The pin PE0 determine whether the rising or falling edge of the PC2 to activate external interrupt service program.

· Location 008H

This area is reserved for the timer counter interrupt service program. If timer interrupt results from a timer counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

Table location

Any location in the ROM space can be used as look-up tables. The instructions TABRDC [m] (the current page, one page=256 words) and TABRDL [m] (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, the remaining 1 bit is read as 0. The Table Higher-order byte register (TBLH) is read only.

The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. All table related instructions need 2 cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack Register - STACK

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into six levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

Data Memory - RAM

The data memory is designed with 184×8 bits. It is divided into two functional groups: special function registers and general purpose data memory (160×8). Most of them are read/write, but some are read only.

The special function registers include the Indirect Addressing register 0 (00H), the Memory Pointer register 0 (MP0;01H), the Indirect Addressing register 1 (02H), the Memory Pointer register 1 (MP1;03H), the Accumulator (ACC;05H), the Program Counter Lower-byte register (PCL;06H), the Table Pointer (TBLP;07H), the Table Higher-order byte register (WDTS;09H), the Watchdog Timer option Setting register (WDTS;09H), the Status register (STATUS;0AH), the Interrupt Control register


Instruction(s)						Table L	ocation					
Instruction(s)	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	0	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Note: *11~*0: Table location bits

@7~@0: Table location bits

P11~P8: Current program counter bits





RAM Mapping

(INTC;0BH), the timer counter register (TMR;0DH), the timer counter control register (TMRC;0EH), the I/O registers (PA;12H, PB;14H, PC;16H, PD;18H, PE;1AH) and the I/O control registers (PAC;13H, PBC;15H, PCC;17H, PDC;19H, PEC;1BH). The remaining space before the 60H is reserved for future expanded usage and reading these locations will get the result 00H. The general purpose data memory, addressed from 60H to FFH, is used for data and control information under instruction command.

All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by the "SET [m].i" and "CLR [m].i" instructions, respectively. They are also indirectly accessible through Memory pointer registers (MP0;01H, MP1;03H).

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] can access the data memory pointed to by MP0 (01H) and MP1 (03H) respectively. Reading location 00H or 02H indirectly will return the result 00H. Writing indirectly results in no operation.

The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP1, are 8-bit registers which can be used to access the data memory by combining corresponding indirect addressing registers.

Accumulator

The accumulator is closely related to the ALU operations. It is also mapped to location 05H of the data memory and is capable of carrying out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

Arithmetic and Logic Unit - ALU

This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions:

- · Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register - Status

The 8-bit status register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF) and watch dog time-out flag (TO). The status register not only records the status information but also controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flags. It should be noted that operations related to the status register may give different results from those intended. The TO and PDF flags can only be changed by system power up, Watchdog Timer overflow, executing the HALT instruction and clearing the Watchdog Timer.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be automatically pushed onto the stack. If the contents of status are important and if the subroutine can corrupt the status register, precaution must be taken to save it properly.



Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or if no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared when either a system power-up or executing the "CLR WDT" instruction. PDF is set by executing a "HALT" instruction.
5	то	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6, 7	_	Unused bit, read as "0"

Status (0AH) Register

Interrupt

The HT82K68A provides an internal timer counter interrupt and an external interrupt shared with PC2. The interrupt control register (INTC;0BH) contains the interrupt control bits to set not only the enable/disable status but also the interrupt request flags.

Once an interrupt subroutine is serviced, all other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupt have the wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack followed by a branch to a subroutine at the specified location in the program memory. Only the program counter is pushed

onto the stack. If the contents of the register and Status register (STATUS) are altered by the interrupt service program which corrupt the desired control sequence, the contents should be saved in advance.

The internal timer counter interrupt is initialized by setting the timer counter interrupt request flag (T0F; bit 5 of INTC), which is normally caused by a timer counter overflow. When the interrupt is enabled, and the stack is not full and the T0F bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (T0F) will be reset and the EMI bit cleared to disable further interrupts.

The external interrupt is shared with PC2. The external interrupt is activated, the related interrupt request flag (EIF; bit4 of INTC) is then set. When the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will also be cleared to disable other interrupts.

The external interrupt (PC2) can be triggered by a high to low transition, or a low to high transition of the PC2, which is dependent on the output level of the PE0. When PE0 is output high, the external interrupt is triggered by

Bit No.	Label	Function						
0	EMI	Controls the master (global) interrupt (1= enabled; 0= disabled)						
1	EEI	rol the external interrupt						
2	ET0I	Controls the timer counter interrupt (1= enabled; 0= disabled)						
3, 6~7	_	Unused bit, read as "0"						
4	EIF	ternal interrupt flag						
5	T0F	Internal timer counter request flag (1= active; 0= inactive)						

INTC (0BH) Register

Rev. 1.70 9 December 26, 2005



a low to high transition of the PC2. When PE0 is output low, the external interrupt is triggered by a high to low transition of PC2.

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until the RETI instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, a RET or RETI instruction may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests, the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

No.	Interrupt Source	Vector
а	External interrupt 1	04H
b	Timer counter overflow	08H


The timer counter interrupt request flag (T0F), external interrupt request (EIF) enable timer counter bit (ET0I), enable external interrupt bit (EEI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, ET0I and EEI, are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (T0F) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is suggested that a program does not use the "CALL subroutine" within the interrupt subroutine. Because interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications, if only one stack is left and enabling the interrupt is not well controlled, once the "CALL subroutine" operates in the interrupt subroutine it will damage the original control sequence.

Oscillator Configuration

There are two oscillator circuits in HT82K68A. Both are designed for system clocks; the RC oscillator and the Crystal oscillator, which are determined by mask options. No matter what oscillator type is selected, the sig-

nal provides the system clock. The HALT mode stops the system oscillator and resists the external signal to conserve power.



System Oscillator


If an RC oscillator is used, an external resistor between OSC1 and VDD is needed and the resistance must range from $51k\Omega$ to $1M\Omega.$ The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.

If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift needed for oscillator, no other external components are needed. Instead of a crystal, the resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works for a period of approximately $78\mu s$. The WDT oscillator can be disabled by mask option to conserve power.

Watchdog Timer - WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4), decided by mask options. This timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpre-



Watchdog Timer



dictable results. The Watchdog Timer can be disabled by mask option. If the Watchdog Timer is disabled, all the executions related to the WDT results in no operation

Once the internal WDT oscillator (RC oscillator normally with a period of $78\mu s)$ is selected, it is first divided by 256 (8-stages) to get the nominal time-out period of approximately 20 ms. This time-out period may vary with temperature, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.6 seconds.

If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the WDT logic can be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for user defined flags, which can be used to indicate some specified status.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

WDTS (09H) Register

The WDT overflow under normal operation will initialize "chip reset" and set the status bit TO. An overflow in the HALT mode, initializes a "warm reset" only when the program counter and SP are reset to zero. To clear the contents of the WDT (including the WDT prescaler), three methods are adopted; external reset (a low level to RE-SET), software instruction(s), or a "HALT" instruction. There are two types of software instructions; "CLR WDT" and "CLR WDT1/CLR WDT2". Of these two types of instruction, only one can be active depending on the mask option – "CLR WDT times selection option". If the "CLR WDT" is selected (ie. CLR WDT times equal one), any execution of the "CLR WDT" instruction will clear the WDT. In case "CLR WDT1" and "CLR WDT2" are chosen (ie. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip because of the time-out.

Power Down Operation - HALT

The HALT mode is initialized by the HALT instruction and results in the following...

- The system oscillator will turn off but the WDT oscillator keeps running (if the WDT oscillator is selected).
- The contents of the on chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recount again (if the WDT clock has come from the WDT oscillator).
- All I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, interrupt, and external falling edge signal on port A and port C [0:3] or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". Examining the TO and PDF flags, the reason for chip reset can be determined. The PDF flag is cleared when system power-up or executing the CLR WDT instruction and is set when the HALT instruction is executed. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the program counter and SP, the others keep their original status.

On the other hand, awakening from an external interrupt (PC2), two sequences may happen. If the interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. But if the interrupt is enabled and the stack is not full, the regular interrupt response takes place.

The port A or port C [0:3] wake-up can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by mask option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction.

Once a wake-up event occurs, and the system clock comes from a crystal, it takes 1024 t_{SYS} (system clock period) to resume normal operation. In other words, the HT82K68A will insert a dummy period after the wake-up. If the system clock comes from an RC oscillator, it continues operating immediately. If the wake-up results in next instruction execution, this will execute immediately after the dummy period is completed.

To minimize power consumption, all I/O pins should be carefully managed before entering the HALT status.

Reset

There are three ways in which a reset can occur:

- · RESET reset during normal operation
- RESET reset during HALT
- WDT time-out reset during normal operation


The WDT time-out during HALT is different from other chip reset conditions, since it can perform a warm reset that just resets the program counter and SP, leaving the




other circuits to remain in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions
0	0	RESET reset during power-up
u	u	RESET reset during normal operation
0	1	RESET wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT


Note: "u" means "unchanged"



Reset Timing Chart



Reset Circuit



To guarantee that the system oscillator has started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system powers up or when it awakes from the HALT state.

When a system power-up occurs, the SST delay is added during the reset period. But when the reset comes from the $\overline{\text{RESET}}$ pin, the SST delay is disabled. Any wake-up from HALT will enable the SST delay.

The functional unit chip reset status is shown below.

<u> </u>	
Program Counter	000H
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer Counter	Off
Input/Output Ports	Input mode
Stack Pointer	Points to the top of the stack

Timer Counter

A timer counter (TMR) is implemented in the HT82K68A. The timer counter contains an 8-bit programmable count-up counter and the clock may come from the system clock divided by 4.

Using the internal instruction clock, there is only one reference time-base.

There are two registers related to the timer counter; TMR ([0DH]), TMRC ([0EH]). Two physical registers are mapped to TMR location; writing TMR makes the starting value be placed in the timer counter preload register and reading TMR gets the contents of the timer counter. The TMRC is a timer counter control register, which defines some options.


In the timer mode, once the timer counter starts counting, it will count from the current contents in the timer counter to FFH. Once overflow occurs, the counter is reloaded from the timer counter preload register and generates the interrupt request flag (TF; bit 5 of INTC) at the same time.

Reset Configuration

Label	Bits	Function		
_	0~3, 5	Unused bit, read as "0"		
TON	4	To enable/disable timer counting (0= disabled; 1= enabled)		
TM0 TM1	6 7	10= Timer mode (internal clock)		

TMRC (0EH) Register





Timer Counter

To enable the counting operation, the timer ON bit (TON; bit 4 of TMRC) should be set to 1. In the case of timer counter OFF condition, writing data to the timer counter preload register will also reload that data to the timer counter. But if the timer counter is turned on, data written to it will only be kept in the timer counter

preload register. The timer counter will still operate until overflow occurs. When the timer counter (reading TMR) is read, the clock will be blocked to avoid errors. As clock blocking may results in a counting error, this must be taken into consideration by the programmer.

The state of the registers is summarized in the following table:

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RESET Reset (Normal Operation)	RESET Reset (HALT)	WDT Time-out (HALT)
TMR	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TMRC	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u
Program Counter	000H	000H	000H	000H	000H*
MP0	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
MP1	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	uuuu uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PB	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PD	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PDC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PE	1 1111	1 1111	1 1111	1 1111	u uuuu
PEC	1 1111	1 1111	1 1111	1 1111	u uuuu

Note: "*" stands for "warm reset"

"u" stands for "unchanged"

"x" stands for "unknown"

Rev. 1.70 13 December 26, 2005



Input/Output Ports

There are 32 bidirectional input/output lines in the HT82K68A, labeled from PA to PE, which are mapped to the data memory of [12H], [14H], [16H], [18H] and [1AH] respectively. All these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction MOV A,[m] (m=12H, 14H, 16H, 18H or 1AH). For output operation, all data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC, PDC, PEC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor (mask option) structures can be reconfigured dynamically (i.e., on-the-fly) under software control. To function as an input, the corresponding latch of the control register must write "1". The pull-high resistance will exhibit automatically if the pull-high option is selected. The input source(s) also depend(s) on the control register. If the control register bit is "1", input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in "read-modify-write" instruction. For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H, 17H, 19H and 1BH.


After a chip reset, these input/output lines stay at high levels or floating (mask option). Each bit of these input/output latches can be set or cleared by the "SET [m].i" or "CLR [m].i" (m=12H, 14H, 16H, 18H or 1AH) instruction.

Some instructions first input data and then follow the output operations. For example, the "SET [m].i", "CLR [m].i", "CPL [m]" and "CPLA [m]" instructions read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A and port C [0:3] has the capability to wake-up the device.

PC2 is shared with the external interrupt pin, PE2~PE4 is defined as CMOS output pins only. PE0 can determine whether the high to low transition, or the low to high transition of PC2 to activate the external subroutine, when PE0 output high, the low to high transition of PC2 to trigger the external subroutine, when PE0 output low, the high to low transition of PC2 to trigger the external subroutine.

PE2~PE4 is configured as CMOS output only and is used to drive the LED. PC0, PC1 is configured as NMOS open drain output with 4.6k Ω pull-high resistor such that it can easy to use as DATA or CLOCK line of PS2 keyboard application.



Input/Output Ports

Rev. 1.70 14 December 26, 2005




Low Voltage Reset - LVR

The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range $0.9V \sim V_{LVR}$ such as changing a battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- The low voltage (0.9V~V_{LVR}) has to remain in their original state to exceed 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.
- The LVR uses the "OR" function with the external RES signal to perform chip reset.

The relationship between $V_{\mbox{\scriptsize DD}}$ and $V_{\mbox{\scriptsize LVR}}$ is shown below.



 $\label{eq:Note:Note:Note:Note:Vopr} \begin{tabular}{ll} Note: & V_{OPR} \ is the voltage range for proper chip operation at 4MHz system clock. \end{tabular}$



Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.

Rev. 1.70 15 December 26, 2005

^{*2:} Since low voltage has to be maintained in its original state and exceed 1ms, therefore 1ms delay enters the reset mode.



Mask Option

The following shows five kinds of mask option in the HT82K68A. All the mask options must be defined to ensure proper system function.


No.	Mask Option
1	OSC type selection. This option is to decide if an RC or Crystal oscillator is chosen as system clock. If the Crystal oscillator is selected, the XST (Crystal Start-up Timer) default is activated, otherwise the XST is disabled.
2	WDT source selection. There are three types of selection: on-chip RC oscillator, instruction clock or disable the WDT.
3	CLRWDT times selection. This option defines the way to clear the WDT by instruction. "One time" means that the "CLR WDT" instruction can clear the WDT. "Two times" means only if both of the "CLR WDT1" and "CLR WDT2" instructions have been executed, only then will the WDT be cleared.
4	Wake-up selection. This option defines the wake-up function activity. External I/O pins (PA and PC [0:3] only) all have the capability to wake-up the chip from a HALT.
5	Pull-high selection. This option is to decide whether the pull-high resistance is visible or not in the input mode of the I/O ports. Each bit of an I/O port can be independently selected.
6	LVR enable/disable. User can configure whether enable or disable the circuit by configuration option.
7	Input type selection. The input type can select inverter or Schmitt by mask option (for OTP version, only Schmitt input type can used)

Application Circuits

RC Oscillator for Multiple I/O Applications

OSC1 f_{SYS}/4 (NMOS Open ◀ Drain Output) PA7 OSC2 PB0 PB1 PB2 PB3 PB4 PB5 PB6 RESET PB7 PD0 PD1 PD2 PD3 PD4 PD5 NUM PD6 PD7 SCR PC6 CLK (DATA) DATA HT82K68A

Crystal Oscillator or Ceramic Resonator for Multiple I/O Applications





Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	1 1(1) 1 1 1(1) 1 1 1(1) 1 1(1) 1(1)	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] XORM A,X OR A,X CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	1 1 1 1(1) 1(1) 1(1) 1 1 1 1(1) 1	Z Z Z Z Z Z Z Z Z
Increment & D	Decrement		
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RL [m] RLCA [m] RLCA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	1 1(1) 1 1(1) 1 1(1) 1 1(1)	None None C C None None C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation			
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous	5		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	$TO^{(4)},PDF^{(4)}$
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

- √: Flag is affected
- -: Flag is not affected

^{(1):} If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

^{(2):} If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

^{(3): (1)} and (2)

^{(4):} The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m] Add data memory and carry to the accumulator

Description The contents of the specified data memory, accumulator and the carry flag are added si-

multaneously, leaving the result in the accumulator.

 $\label{eq:acc} \text{Operation} \qquad \qquad \text{ACC} \leftarrow \text{ACC+[m]+C}$

Affected flag(s)

TO	PDF	OV	Z	AC	С
		√	√	√	√

ADCM A,[m] Add the accumulator and carry to data memory

Description The contents of the specified data memory, accumulator and the carry flag are added si-

multaneously, leaving the result in the specified data memory.

Operation $[m] \leftarrow ACC+[m]+C$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	√	√	√	√

ADD A,[m] Add data memory to the accumulator

Description The contents of the specified data memory and the accumulator are added. The result is

stored in the accumulator.

Operation $ACC \leftarrow ACC+[m]$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_		√	√	√	√

ADD A,x Add immediate data to the accumulator

Description The contents of the accumulator and the specified data are added, leaving the result in the

accumulator.

Operation $ACC \leftarrow ACC+x$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	√	√	√	√

ADDM A,[m] Add the accumulator to the data memory

Description The contents of the specified data memory and the accumulator are added. The result is

stored in the data memory.

Operation $[m] \leftarrow ACC+[m]$

ТО	PDF	OV	Z	AC	С
		√	√	√	√



AND A,[m] Logical AND accumulator with data memory

Description Data in the accumulator and the specified data memory perform a bitwise logical_AND op-

eration. The result is stored in the accumulator.

Operation $ACC \leftarrow ACC "AND" [m]$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	√	_	_

AND A,x Logical AND immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical_AND operation.

The result is stored in the accumulator.

Operation $ACC \leftarrow ACC "AND" x$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	√	_	_

ANDM A,[m] Logical AND data memory with the accumulator

Description Data in the specified data memory and the accumulator perform a bitwise logical_AND op-

eration. The result is stored in the data memory.

Operation $[m] \leftarrow ACC "AND" [m]$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_			√	_	_

CALL addr Subroutine call

Description The instruction unconditionally calls a subroutine located at the indicated address. The

program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues

with the instruction at this address.

 $Operation \hspace{1cm} Stack \leftarrow Program \hspace{1cm} Counter + 1$

Program Counter ← addr

Affected flag(s)

то	PDF	OV	Z	AC	С
_	_	_	_	_	_

CLR [m] Clear data memory

Description The contents of the specified data memory are cleared to 0.

Operation $[m] \leftarrow 00H$

ТО	PDF	OV	Z	AC	С
					_



CLR [m].i Clear bit of data memory

Description The bit i of the specified data memory is cleared to 0.

Operation $[m].i \leftarrow 0$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
		_	_	_	_

CLR WDT Clear Watchdog Timer

Description The WDT is cleared (clears the WDT). The power down bit (PDF) and time-out bit (TO) are

cleared.

Operation WDT \leftarrow 00H

PDF and TO \leftarrow 0

Affected flag(s)

ТО	PDF	OV	Z	AC	С
0	0	_	_	_	_

CLR WDT1 Preclear Watchdog Timer

Description Together with CLR WDT2, clears the WDT. PDF and TO are also cleared. Only execution

of this instruction without the other preclear instruction just sets the indicated flag which implies this instruction has been executed and the TO and PDF flags remain unchanged.

Operation WDT \leftarrow 00H*

PDF and TO $\leftarrow 0^*$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
0*	0*	_	_		_

CLR WDT2 Preclear Watchdog Timer

Description Together with CLR WDT1, clears the WDT. PDF and TO are also cleared. Only execution

of this instruction without the other preclear instruction, sets the indicated flag which implies this instruction has been executed and the TO and PDF flags remain unchanged.

Operation WDT \leftarrow 00H*

PDF and TO ← 0*

Affected flag(s)

то	PDF	OV	Z	AC	С
0*	0*		_	_	_

CPL [m] Complement data memory

Description Each bit of the specified data memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice-versa.

Operation $[m] \leftarrow [\overline{m}]$

TO	PDF	OV	Z	AC	С
_	_	_	√	_	_



CPLA [m] Complement data memory and place result in the accumulator

Description Each bit of the specified data memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.

Operation $ACC \leftarrow [\overline{m}]$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_	_	√		_

DAA [m] Decimal-Adjust accumulator for addition

Description The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumulator value is adjusted to the BCD (Binary Coded Decimal) code.

lator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD adjustment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored

in the data memory and only the carry flag (C) may be affected.

Operation If ACC.3~ACC.0 >9 or AC=1

then [m].3~[m].0 \leftarrow (ACC.3~ACC.0)+6, AC1= \overline{AC} else [m].3~[m].0 \leftarrow (ACC.3~ACC.0), AC1=0

and

If ACC.7~ACC.4+AC1 >9 or C=1

then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C

Affected flag(s)

TO	PDF	OV	Z	AC	С
_	_				√

DEC [m] Decrement data memory

Description Data in the specified data memory is decremented by 1.

Operation $[m] \leftarrow [m]-1$

Affected flag(s)

1	-O	PDF	OV	Z	AC	С
-	_			√	_	_

DECA [m] Decrement data memory and place result in the accumulator

Description Data in the specified data memory is decremented by 1, leaving the result in the accumula-

tor. The contents of the data memory remain unchanged.

Operation $ACC \leftarrow [m]{-}1$

ТО	PDF	OV	Z	AC	С
_	_	_	√	_	_



HALT Enter power down mode

Description This instruction stops program execution and turns off the system clock. The contents of

the RAM and registers are retained. The WDT and prescaler are cleared. The power down

bit (PDF) is set and the WDT time-out bit (TO) is cleared.

Operation Program Counter ← Program Counter+1

PDF ← 1 TO ← 0

Affected flag(s)

TO	PDF	OV	Z	AC	С
0	1	_	_	_	_

INC [m] Increment data memory

Description Data in the specified data memory is incremented by 1

Operation $[m] \leftarrow [m]+1$

Affected flag(s)

TO	PDF	OV	Z	AC	С
_	_	_	√	_	_

INCA [m] Increment data memory and place result in the accumulator

Description Data in the specified data memory is incremented by 1, leaving the result in the accumula-

tor. The contents of the data memory remain unchanged.

Operation $ACC \leftarrow [m]+1$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	√	_	_

JMP addr Directly jump

Description The program counter are replaced with the directly-specified address unconditionally, and

control is passed to this destination.

Operation Program Counter ←addr

Affected flag(s)

то	PDF	OV	Z	AC	С
_	_	_	_	_	_

MOV A,[m] Move data memory to the accumulator

Description The contents of the specified data memory are copied to the accumulator.

Operation $ACC \leftarrow [m]$

ТО	PDF	OV	Z	AC	С
	_		_		_



MOV A,x Move immediate data to the accumulator

Description The 8-bit data specified by the code is loaded into the accumulator.

Operation $ACC \leftarrow x$

Affected flag(s)

TO	PDF	OV	Z	AC	С
_		_	_		_

MOV [m],A Move the accumulator to data memory

Description The contents of the accumulator are copied to the specified data memory (one of the data

memories).

Operation $[m] \leftarrow ACC$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
		_	_	_	_

NOP No operation

Description No operation is performed. Execution continues with the next instruction.

Operation Program Counter ← Program Counter+1

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_	_	_	_	_

OR A,[m] Logical OR accumulator with data memory

Description Data in the accumulator and the specified data memory (one of the data memories) per-

form a bitwise logical_OR operation. The result is stored in the accumulator.

Operation $ACC \leftarrow ACC \ "OR" \ [m]$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_		√	_	_

OR A,x Logical OR immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical_OR operation.

The result is stored in the accumulator.

Operation $ACC \leftarrow ACC "OR" x$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	√	_	_

ORM A,[m] Logical OR data memory with the accumulator

Description Data in the data memory (one of the data memories) and the accumulator perform a

bitwise logical_OR operation. The result is stored in the data memory.

Operation $[m] \leftarrow ACC "OR" [m]$

TO	PDF	OV	Z	AC	С
_	_		√		_



RET Return from subroutine

Description The program counter is restored from the stack. This is a 2-cycle instruction.

Operation Program Counter ← Stack

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_		_

RET A,x Return and place immediate data in the accumulator

Description The program counter is restored from the stack and the accumulator loaded with the speci-

fied 8-bit immediate data.

Operation Program Counter \leftarrow Stack

 $ACC \leftarrow x$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_

RETI Return from interrupt

Description The program counter is restored from the stack, and interrupts are enabled by setting the

EMI bit. EMI is the enable master (global) interrupt bit.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_		_

RL [m] Rotate data memory left

Description The contents of the specified data memory are rotated 1 bit left with bit 7 rotated into bit 0.

Operation [m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0 \sim 6)

 $[m].0 \leftarrow [m].7$

Affected flag(s)

то	PDF	OV	Z	AC	С
_	_	_	_	_	_

RLA [m] Rotate data memory left and place result in the accumulator

Description Data in the specified data memory is rotated 1 bit left with bit 7 rotated into bit 0, leaving the

rotated result in the accumulator. The contents of the data memory remain unchanged.

Operation $ACC.(i+1) \leftarrow [m].i; [m].i: bit \ i \ of \ the \ data \ memory \ (i=0~6)$

 $ACC.0 \leftarrow [m].7$

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_



RLC [m] Rotate data memory left through carry

Description The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 re-

places the carry bit; the original carry flag is rotated into the bit 0 position.

Operation [m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0 \sim 6)

 $[m].0 \leftarrow C$ $C \leftarrow [m].7$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
					√

RLCA [m] Rotate left through carry and place result in the accumulator

Description Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the

carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored $\,$

in the accumulator but the contents of the data memory remain unchanged.

Operation ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)

 $ACC.0 \leftarrow C$ $C \leftarrow [m].7$

Affected flag(s)

TO	PDF	OV	Z	AC	С
_			_	_	√

RR [m] Rotate data memory right

Description The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit 7.

Operation [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)

 $[m].7 \leftarrow [m].0$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_

RRA [m] Rotate right and place result in the accumulator

Description Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leaving

the rotated result in the accumulator. The contents of the data memory remain unchanged.

Operation ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)

 $ACC.7 \leftarrow [m].0$

Affected flag(s)

TO	PDF	OV	Z	AC	С
_	_	_	_	_	_

RRC [m] Rotate data memory right through carry

Description The contents of the specified data memory and the carry flag are together rotated 1 bit

right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position.

Operation [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)

 $[m].7 \leftarrow C \\ C \leftarrow [m].0$

ТО	PDF	OV	Z	AC	С
_		_	_	_	√



RRCA [m] Rotate right through carry and place result in the accumulator

Description Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replaces

the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is

stored in the accumulator. The contents of the data memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)

 $ACC.7 \leftarrow C$ $C \leftarrow [m].0$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_		_		√

SBC A,[m] Subtract data memory and carry from the accumulator

Description The contents of the specified data memory and the complement of the carry flag are sub-

tracted from the accumulator, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC+[m]+C$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	√	√	√	√

SBCM A,[m] Subtract data memory and carry from the accumulator

Description The contents of the specified data memory and the complement of the carry flag are sub-

tracted from the accumulator, leaving the result in the data memory.

Operation $[m] \leftarrow ACC + \overline{[m]} + C$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_	√	√	√	√

SDZ [m] Skip if decrement data memory is 0

Description The contents of the specified data memory are decremented by 1. If the result is 0, the next

instruction is skipped. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction.

tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if ([m]-1)=0, $[m] \leftarrow ([m]-1)$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_

SDZA [m] Decrement data memory and place result in ACC, skip if 0

Description The contents of the specified data memory are decremented by 1. If the result is 0, the next

instruction is skipped. The result is stored in the accumulator but the data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cy-

cles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if ([m]-1)=0, ACC \leftarrow ([m]-1)

TO	PDF	OV	Z	AC	С
	_		_	_	_

December 26, 2005



SET [m] Set data memory

Description Each bit of the specified data memory is set to 1.

Operation $[m] \leftarrow FFH$

Affected flag(s)

TO	PDF	OV	Z	AC	С
_	_	_	_	_	_

SET [m]. i Set bit of data memory

Description Bit i of the specified data memory is set to 1.

Operation $[m].i \leftarrow 1$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_	_	_	_	_

SIZ [m] Skip if increment data memory is 0

Description The contents of the specified data memory are incremented by 1. If the result is 0, the fol-

lowing instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with

the next instruction (1 cycle).

Operation Skip if ([m]+1)=0, [m] \leftarrow ([m]+1)

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_			_	_	_

SIZA [m] Increment data memory and place result in ACC, skip if 0

Description The contents of the specified data memory are incremented by 1. If the result is 0, the next

instruction is skipped and the result is stored in the accumulator. The data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper

instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if ([m]+1)=0, ACC $\leftarrow ([m]+1)$

Affected flag(s)

TO	PDF	OV	Z	AC	С
_	_	_	_	_	_

SNZ [m].i Skip if bit i of the data memory is not 0

Description If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data

memory is not 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Other-

wise proceed with the next instruction (1 cycle).

Operation Skip if [m].i≠0

TO	PDF	OV	Z	AC	С
_	_	_	_	_	_

December 26, 2005



SUB A,[m] Subtract data memory from the accumulator

Description The specified data memory is subtracted from the contents of the accumulator, leaving the

result in the accumulator.

Operation $ACC \leftarrow ACC+[\overline{m}]+1$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	√	√	√	√

SUBM A,[m] Subtract data memory from the accumulator

Description The specified data memory is subtracted from the contents of the accumulator, leaving the

result in the data memory.

Operation $[m] \leftarrow ACC + [\overline{m}] + 1$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_		√	√	√	√

SUB A,x Subtract immediate data from the accumulator

Description The immediate data specified by the code is subtracted from the contents of the accumula-

tor, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC + x + 1$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_		√	√	√	√

SWAP [m] Swap nibbles within the data memory

Description The low-order and high-order nibbles of the specified data memory (1 of the data memo-

ries) are interchanged.

Operation $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_

SWAPA [m] Swap data memory and place result in the accumulator

Description The low-order and high-order nibbles of the specified data memory are interchanged, writ-

ing the result to the accumulator. The contents of the data memory remain unchanged.

Operation ACC.3~ACC.0 \leftarrow [m].7~[m].4

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_

December 26, 2005



SZ [m] Skip if data memory is 0

Description If the contents of the specified data memory are 0, the following instruction, fetched during

the current instruction execution, is discarded and a dummy cycle is replaced to get the

proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if [m]=0

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_	_	_		_

SZA [m] Move data memory to ACC, skip if 0

Description The contents of the specified data memory are copied to the accumulator. If the contents is

0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed

with the next instruction (1 cycle).

Operation Skip if [m]=0

Affected flag(s)

то	PDF	OV	Z	AC	С
_	_	_	_	_	_

SZ [m].i Skip if bit i of the data memory is 0

Description If bit i of the specified data memory is 0, the following instruction, fetched during the current

instruction execution, is discarded and a dummy cycle is replaced to get the proper instruc-

tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if [m].i=0

Affected flag(s)

то	PDF	OV	Z	AC	С
_	_	_	_	_	_

TABRDC [m] Move the ROM code (current page) to TBLH and data memory

Description The low byte of ROM code (current page) addressed by the table pointer (TBLP) is moved

to the specified data memory and the high byte transferred to TBLH directly.

Operation $[m] \leftarrow ROM \text{ code (low byte)}$

TBLH ← ROM code (high byte)

Affected flag(s)

TO	PDF	OV	Z	AC	С
_	_	_	_	_	_

TABRDL [m] Move the ROM code (last page) to TBLH and data memory

Description The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to

the data memory and the high byte transferred to TBLH directly.

Operation $[m] \leftarrow ROM \text{ code (low byte)}$

TBLH ← ROM code (high byte)

ТО	PDF	OV	Z	AC	С
_	_	_	_		_



XOR A,[m] Logical XOR accumulator with data memory

Description Data in the accumulator and the indicated data memory perform a bitwise logical Exclu-

sive_OR operation and the result is stored in the accumulator.

Operation $ACC \leftarrow ACC "XOR" [m]$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_	_	√	_	_

XORM A,[m] Logical XOR data memory with the accumulator

Description Data in the indicated data memory and the accumulator perform a bitwise logical Exclu-

sive_OR operation. The result is stored in the data memory. The 0 flag is affected.

Operation $[m] \leftarrow ACC "XOR" [m]$

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	√	_	_

XOR A,x Logical XOR immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR op-

eration. The result is stored in the accumulator. The 0 flag is affected.


Operation $ACC \leftarrow ACC "XOR" x$


ТО	PDF	OV	Z	AC	С
_	_		√	_	_



Package Information

20-pin SOP (300mil) Outline Dimensions









Comple al	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
Α	394	_	419		
В	290	_	300		
С	14	_	20		
C'	490	_	510		
D	92	_	104		
E	_	50	_		
F	4	_	_		
G	32	_	38		
Н	4	_	12		
α	0°	_	10°		

Rev. 1.70 32 December 26, 2005



28-pin SOP (300mil) Outline Dimensions








Complete I	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
Α	394	_	419		
В	290	_	300		
С	14	_	20		
C'	697	_	713		
D	92	_	104		
E	_	50	_		
F	4	_	_		
G	32	_	38		
Н	4	_	12		
α	0°	_	10°		

Rev. 1.70 33 December 26, 2005



48-pin SSOP (300mil) Outline Dimensions








Complete	Dimensions in mil		
Symbol	Min.	Nom.	Max.
A	395	_	420
В	291	_	299
С	8	_	12
C'	613	_	637
D	85	_	99
E	_	25	_
F	4	_	10
G	25	_	35
Н	4	_	12
α	0°	_	8°

Rev. 1.70 34 December 26, 2005



Product Tape and Reel Specifications

Reel Dimensions



SOP 20W

Symbol	Description	Dimensions in mm
Α	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 -0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 -0.2
T2	Reel Thickness	30.2±0.2

SOP 28W (300mil)

Symbol	Description	Dimensions in mm
Α	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 -0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 -0.2
T2	Reel Thickness	30.2±0.2

Rev. 1.70 35 December 26, 2005




SSOP 48W

Symbol	Description	Dimensions in mm
Α	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	100±0.1
С	Spindle Hole Diameter	13.0+0.5 -0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	32.2+0.3 -0.2
T2	Reel Thickness	38.2±0.2



Carrier Tape Dimensions



SOP 20W


Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0+0.3 -0.1
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.8±0.1
В0	Cavity Width	13.3±0.1
K0	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	21.3

SOP 28W (300mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.85±0.1
В0	Cavity Width	18.34±0.1
K0	Cavity Depth	2.97±0.1
t	Carrier Tape Thickness	0.35±0.01
С	Cover Tape Width	21.3

Rev. 1.70 37 December 26, 2005





SSOP 48W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	32.0±0.3
Р	Cavity Pitch	16.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	2.0 Min.
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	12.0±0.1
В0	Cavity Width	16.20±0.1
K1	Cavity Depth	2.4±0.1
K2	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	25.5



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan

Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan

Tel: 886-2-2655-7070 Fax: 886-2-2655-7373

Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233

Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District,

Shenzhen, China 518057

Tel: 0755-8616-9908, 8616-9308

Fax: 0755-8616-9533

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031

Tel: 010-6641-0030, 6641-7751, 6641-7752

Fax: 010-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office)

709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016

Tel: 028-6653-6590 Fax: 028-6653-6591

Holmate Semiconductor, Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538

Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2005 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

Rev. 1.70 39 December 26, 2005