

HT82K68E

Multimedia Keyboard Encoder 8-Bit OTP MCU

Technical Document

- <u>Tools Information</u>
- <u>FAQs</u>
- <u>Application Note</u>

Features

- Operating voltage: 2.2V~5.5V
- 32/34 bidirectional I/O lines
- One 8-bit programmable timer counter with overflow interrupts
- Crystal or RC oscillator
- Watchdog Timer
- 3K×16 program EPROM
- 160×8 data RAM
- One external interrupt pin (shared with PC2)

General Description


The HT82K68E is an 8-bit high performance peripheral interface IC, designed for multiple I/O products and multimedia applications. It supports interface to a low speed PC with multimedia keyboard or wireless keyboard in

- 2.4V LVR by option (default disable)
- HALT function and wake-up feature reduce power consumption
- Six-level subroutine nesting
- Bit manipulation instructions
- 16-bit table read instructions
- 63 powerful instructions
- All instructions in 1 or 2 machine cycles
- 20/28-pin SOP, 48-pin SSOP package

Windows 95, Windows 98 or Windows 2000 environment. A HALT feature is included to reduce power consumption.



Block Diagram





Pin Assignment

				PB5 1	48 D PB6
					40 PB0 47 PB7
					47 🗆 PB7 46 🗆 PA4
					45 PA5
					44 PA6
					43 PA7
				PB3 🗖 7	42 🗆 NC
				PB2 🗖 8	41 🗆 NC
				PB1 🗖 9	40 🗆 NC
				PB0 🗖 10	39 □ NC
		PB5 🗆 1	28 🗆 PB6	NC 🗖 11	38 □ 0SC2
		РВ4 🗆 2	27 🗆 РВ7	NC 🗖 12	37 🗆 OSC1
		РАЗ 🗆 З	26 🗆 PA4	PD7 🗖 13	36 🗆 VDD
	,	PA2 4	25 🗆 PA5	PD6 🗖 14	35 🗆 RESET
PA3 🗖 1	20 🗆 PA4	PA1 🕁 5	24 🗆 PA6	PD5 🗖 15	34 🗆 PE4(LED)
PA2 🗖 2	19 🗖 PA5	PA0 🗆 6	23 🗆 PA7	PD4 🗖 16	33 🗆 PD3
PA1 🗖 3	18 🗖 PA6	РВ3 🗖 7	22 🗆 OSC2	VSS 🗖 17	32 🗖 PD2
PA0 🗖 4	17 🗖 PA7	РВ2 🗆 8	21 🗆 OSC1	PE2(LED) 🗖 18	31 🗖 PD1
РВ1 🗖 5	16 🗆 OSC2	РВ1 □9	20 🗆 VDD	PE3(LED) 🗖 19	30 🗖 PD0
РВ0 🗖 6	15 🗆 OSC1	РВ0 🗆 10	19 🗆 RESET	PC0 🗖 20	29 🗆 PC7
VSS 🗆 7	14 🗖 VDD	VSS 🗆 11	18 🗆 PC7	PC1 🗖 21	28 🗆 PC6
PE2 🗖 8	13 🗆 RESET	PC1 12	17 🗆 PC6	PC2 🗖 22	27 🗆 PC5
РС0 🗌 9	12 🗆 PC3	PC2 13	16 🗆 PC5	PE0 🗖 23	26 🗆 PC4
PC1 🗖 10	11 🗆 PC2	PC3 414	15 🗆 PC4	PE1 🗖 24	25 🗆 PC3
HT82 - 20 S		HT82K – 28 SC		HT82M - 48 SS	

Pin Description

Pin Name	I/O	Mask Option	Description
PA0~PA7	I/O	Wake-up Pull-high or None	Bidirectional 8-bit input/output port. Each bit can be configured as a wake-up input by mask option. Software* instructions determine the CMOS output or Schmitt Trigger input with or without 12K pull-high resistor.
PB0~PB7	I/O	Pull-high or None	Bidirectional 8-bit input/output port. Software* instructions determine the output or Schmitt Trigger input with or without pull-high resistor.
PC0	I/O	Wake-up Pull-high or None	This pin is an I/O port. NMOS open drain output with pull-high resistor and can be used as DATA or CLOCK line of PS2. This pin can be configured as a wake-up in- put by mask option.
PC1	I/O	Wake-up Pull-high or None	This pin is an I/O port. NMOS open drain output with pull-high resistor and can be used as DATA or CLOCK line of PS2. This pin can be configured as a wake-up in- put by mask option.
PC2~PC3	I/O	Wake-up Pull-high or None	Bidirectional 2-bit input/output port. Each bit can be configured as a wake-up input by mask option. Software* instructions determine the CMOS output or Schmitt Trigger input with or without pull-high resistor. PC2 also as external interrupt input pin. PE0 determine whether rising edge or fall- ing edge of PC2 to trigger the INT circuit.
PC4~PC7	I/O	Pull-high or None	Bidirectional 4-bit input/output port. Software* instructions determine the CMOS output or Schmitt Trigger input with or without pull-high resistor.
PD0~PD7	I/O	Pull-high or None	Bidirectional 8-bit input/output port. Software* instructions determine the CMOS output or Schmitt Trigger input with or without pull-high resistor.



Pin Name	I/O	Mask Option	Description
PE0~PE1	I/O	Pull-high or None	Bidirectional input/output port. Software* instruction determine the CMOS output or Schmitt Trigger input with or without pull-high resistor. If PE0 output 1, rising edge of PC2 trigger INT circuit. PE0 output 0, falling edge of PC2 trigger INT circuit.
PE2	0		This pin is a CMOS output structure. The pad can function as LED (SCR) drivers for the keyboard. $I_{OL}{=}18mA$ at $V_{OL}{=}3.4V$
PE3	0		This pin is a CMOS output structure. The pad can function as LED (NUM) drivers for the keyboard. $I_{OL}{=}18mA$ at $V_{OL}{=}3.4V$
PE4	0		This pin is a CMOS output structure. The pad can function as LED (CAP) drivers for the keyboard. I_{OL} =18mA at V_{OL} =3.4V
VDD	—		Positive power supply
VSS			Negative power supply, ground
RESET	I	_	Chip reset input. Active low. Built-in power-on reset circuit to reset the entire chip. Chip can also be externally reset via RESET pin
OSC1 OSC2	І О	Crystal or RC	OSC1, OSC2 are connected to an RC network or a crystal for the internal system clock. In the case of RC operation, OSC2 is the output terminal for the 1/4 system clock; A 110k Ω resistor is connected to OSC1 to generate a 2 MHZ frequency.

Note: *: Software means the HT–IDE (Holtek Integrated Development Environment) can be configured by mask option.

Absolute Maximum Ratings

Supply VoltageV_SS-0.3V to V_SS+6.0V	Storage Temperature–50°C to 125°C
Input VoltageV_SS^=0.3V to V_DD^+0.3V	Operating Temperature25°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Cumbed.	Demension		Test Conditions	Min	T	Mari	11	
Symbol	Parameter	V_{DD}	Conditions	Min.	Тур.	Max.	Unit	
V _{DD}	Operating Voltage	_	_	2.2		5.5	V	
1		3V		_	0.7	1.5	mA	
I _{DD1}	Operating Current (Crystal OSC)	5V	No load, f _{SYS} = 6MHz	_	2	5	mA	
1	² Operating Current (RC OSC)			_	0.5	1.5	mA	
I _{DD2}			— No load, f _{SYS} = 6MHz		2	5	mA	
				_	_	8	μA	
I _{STB1}	Standby Current (WDT enabled)	5V	No load, system HALT			15	μΑ	
		3V		_		3	μΑ	
I _{STB2}	Standby Current (WDT Disabled)	5V	No load, system HALT	_	_	6	μA	
	Input Low Voltage for I/O Ports	3V	_	0		0.9	V	
V _{IL1}	(Schmitt)		_	0	_	1.5	V	
.,	Input High Voltage for I/O Ports	3V	_	2.1	_	3	V	
V _{IH1}	(Schmitt)	5V	_	3.5		5	V	

Ta=25°C



Cumula al	Demonster		Test Conditions	Min	T	Max	Unit	
Symbol	Parameter	V_{DD}	Conditions	Min.	Тур.	Max.	Unit	
M		3V	_	0		0.7	V	
V _{IL2}	Input Low Voltage (RESET)	5V		0		1.3	V	
Maria	Input Lligh Voltage (DESET)	3V		2.4		3	V	
V _{IH2}	Input High Voltage (RESET)	5V	_	4.0	_	5	V	
V_{LVR}	Low Voltage Reset			_	2.4		V	
I _{OL}	I/O Port Sink Current of PA, PB, PC, PD, PE0~1		V _{OL} = 0.5V	16	25		mA	
I _{OH1}	I/O Port Source Current of PA, PB, PC2~7 PD, PE0~1		V _{OH} = 4.5V	-8	-16		mA	
I _{OH2}	I/O Port Source Current of PE2~4	5V	V _{OH} = 4.5V	-2.5	-4		mA	
I _{LED}	LED Sink Current (SCR, NUM, CAP)	5V	V _{OL} =3.4V	10	18	24	mA	
t _{POR}	Power-on Reset Time	5V	R=100kΩ, C=0.1μF	50	100	150	ms	
R _{PH}	Internal Pull-high Resistance of PA,	3V		30	60	90	kΩ	
КРН	PB, PC, PD, PE Port	5V	_	15	30	45	kΩ	
D	Internal Pull-high Resistance of DATA,	3V	_	4	9	15	kΩ	
R _{PH1}	CLK	5V		2	4.7	8	kΩ	
$\Delta f/f$	Frequency Variation	5V	Crystal	_	_	±1	%	
$\Delta f/f1$	Frequency Variation	5V	RC	_		±20	%	

A.C. Characteristics

Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit	
Symbol	Parameter	V_{DD}	Conditions	win.	Тур.	wax.		
£		3V	_	_	6		MHz	
f _{SYS1}	System Clock (Crystal OSC)	5V		_	6	_	MHz	
¢	Sustan Clask (DC OCC)	3V	OSC resistor $40k\Omega$	4.8	6	7.2	MHz	
f _{SYS2}	System Clock (RC OSC)	5V	OSC resistor $40k\Omega$	4.8	6	7.2	MHz	
4	Wetch to a One illustra Deviced	3V		45	90	180	μs	
twdtosc	VDTOSC Watchdog Oscillator Period			35	78	130	μs	
+	Wetch dog Time out Davied (DO)	3V		12	23	45	ms	
t _{WDT1}	Watchdog Time-out Period (RC)	5V	Without WDT prescaler	9	19	35	ms	
t _{WDT2}	Watchdog Time-out Period (System Clock)	_	Without WDT prescaler		1024		t _{SYS}	
t _{RES}	External Reset Low Pulse Width	_		1			μs	
t _{SST}	System Start-up Timer Period	_	Power-up or wake-up from HALT		1024		t _{SYS}	
t _{INT}	Interrupt Pulse Width	_		1	_		μs	

Note: t_{SYS} = 1/ f_{SYS}



Functional Description

Execution Flow

The HT82K68E system clock is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute within one cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program Counter – PC

The 12-bit program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a maximum of 4096 addresses.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code. When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.


The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

Once a control transfer takes place, an additional dummy cycle is required.

Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized with 3072×16 bits, addressed by the program counter and table pointer.



Execution Flow


Mada		Program Counter										
Mode	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial reset	0	0	0	0	0	0	0	0	0	0	0	0
External interrupt	0	0	0	0	0	0	0	0	0	1	0	0
Timer counter overflow	0	0	0	0	0	0	0	0	1	0	0	0
Skip					Prog	gram C	Counte	r+2				
Loading PCL	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, call branch	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from subroutine		S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Note: *11~*0: Program counter bits

#11~#0: Instruction code bits

S11~S0: Stack register bits @7~@0: PCL bits





Program Memory

Certain locations in the program memory are reserved for special usage:

• Location 000

This area is reserved for the initialization program. After chip reset, the program always begins execution at location 000H.

Location 004H

Location 004H is reserved for external interrupt service program. If the PC2 (external input pin) is activated, the interrupt is enabled, and the stack is not full, the program begins execution at location 004H. The pin PE0 determine whether the rising or falling edge of the PC2 to activate external interrupt service program.

Location 008H

This area is reserved for the timer counter interrupt service program. If timer interrupt results from a timer counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

Table location

Any location in the ROM space can be used as look-up tables. The instructions TABRDC [m] (the current page, one page=256 words) and TABRDL [m] (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, the remaining 1 bit is read as 0. The Table Higher-order byte register (TBLH) is read only. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. All table related instructions need 2 cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack Register – STACK

This is a special part of the memory which is used to save the contents of the program counter (PC) only. The stack is organized into six levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgement, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

Data Memory – RAM

The data memory is designed with 184×8 bits. It is divided into two functional groups: special function registers and general purpose data memory (160×8). Most of them are read/write, but some are read only.

The special function registers include the Indirect Addressing register 0 (00H), the Memory Pointer register 0 (MP0;01H), the Indirect Addressing register 1 (02H), the Memory Pointer register 1 (MP1;03H), the Accumulator (ACC;05H), the Program Counter Lower-byte register (PCL;06H), the Table Pointer (TBLP;07H), the Table Higher-order byte register (TBLH;08H), the Watchdog Timer option Setting register (WDTS;09H), the Status register (STATUS;0AH), the Interrupt Control register

P11~P8: Current program counter bits

						Table L	ocation					
Instruction(s)	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	0	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Note: *11~*0: Table location bits

@7~@0: Table location bits



		_
00H	Indirect Addressing Register 0	Ν
01H	MP0	
02H	Indirect Addressing Register 1	
03H	MP1	
04H		
05H	ACC	
06H	PCL	
07H	TBLP	
08H	TBLH	
09H	WDTS	
0AH	STATUS	
0BH	INTC	
0CH		
0DH	TMR	
0EH	TMRC	Special Purpose
0FH		Data Memory
10H		
11H		
12H	PA	
13H	PAC	
14H	РВ	
15H	PBC	
16H	PC	
17H	PCC	
18H	PD	
19H	PDC	
1AH	PE	
1BH	PEC	
1CH		
20H		
60H		: Unused.
	General Purpose	Read as "00"
	Data Memory	
	(160 Bytes)	
FFH		J
	BAM Monning	

RAM Mapping

(INTC;0BH), the timer counter register (TMR;0DH), the timer counter control register (TMRC;0EH), the I/O registers (PA;12H, PB;14H, PC;16H, PD;18H, PE;1AH) and the I/O control registers (PAC;13H, PBC;15H, PCC;17H, PDC;19H, PEC;1BH). The remaining space before the 60H is reserved for future expanded usage and reading these locations will get the result 00H. The general purpose data memory, addressed from 60H to FFH, is used for data and control information under instruction command.

All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by the SET [m].i and CLR [m].i instructions, respectively. They are also indirectly accessible through Memory pointer registers (MP0;01H, MP1;03H).

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] can access the data memory pointed to by MP0 (01H) and MP1 (03H) respectively. Reading location 00H or 02H indirectly will return the result 00H. Writing indirectly results in no operation.

The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP1, are 8-bit registers which can be used to access the data memory by combining corresponding indirect addressing registers.

Accumulator

The accumulator is closely related to the ALU operations. It is also mapped to location 05H of the data memory and is capable of carrying out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register - Status

The 8-bit status register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF) and watch dog time-out flag (TO). The status register not only records the status information but also controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flags. It should be noted that operations related to the status register may give different results from those intended. The TO and PDF flags can only be changed by system power up, Watch-dog Timer overflow, executing the HALT instruction and clearing the Watchdog Timer.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be automatically pushed onto the stack. If the contents of status are important and if the subroutine can corrupt the status register, precaution must be taken to save it properly.



Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or if no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared when either a system power-up or executing the CLR WDT instruction. PDF is set by executing a HALT instruction.
5	то	TO is cleared by a system power-up or executing the CLR WDT or HALT instruction. TO is set by a WDT time-out.
6, 7		Unused bit, read as "0"

Status (0AH) Register

Interrupt

The HT82K68E provides an internal timer counter interrupt and an external interrupt shared with PC2. The interrupt control register (INTC;0BH) contains the interrupt control bits to set not only the enable/disable status but also the interrupt request flags.

Once an interrupt subroutine is serviced, all other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupt have the wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack followed by a branch to a subroutine at the specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register and Status register (STATUS) are altered by the interrupt service program which corrupt the desired control sequence, the contents should be saved in advance.

The internal timer counter interrupt is initialized by setting the timer counter interrupt request flag (T0F; bit 5 of INTC), which is normally caused by a timer counter overflow. When the interrupt is enabled, and the stack is not full and the T0F bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (T0F) will be reset and the EMI bit cleared to disable further interrupts.

The external interrupt is shared with PC2. The external interrupt is activated, the related interrupt request flag (EIF; bit4 of INTC) is then set. When the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will also be cleared to disable other interrupts.

The external interrupt (PC2) can be triggered by a high to low transition, or a low to high transition of the PC2, which is dependent on the output level of the PE0. When PE0 is output high, the external interrupt is triggered by a low to high transition of the PC2. When PE0 is output low, the external interrupt is triggered by a high to low transition of PC2.

Bit No.	Label	Function
0	EMI	Controls the master (global) interrupt (1= enabled; 0= disabled)
1	EEI	Control the external interrupt
2	ET0I	Controls the timer counter interrupt (1= enabled; 0= disabled)
3		Unused bit, read as "0"
4	EIF	External interrupt flag
5	T0F	Internal timer counter request flag (1= active; 0= inactive)
6, 7		Unused bit, read as "0"

INTC (0BH) Register

During the execution of an interrupt subroutine, other interrupt acknowledgements are held until the RETI instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, a RET or RETI instruction may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests, the following table shows the priority that is applied. These can be masked by resetting the EMI bit.


Interrupt Source	Vector
External interrupt 1	04H
Timer counter overflow	08H

The timer counter interrupt request flag (T0F), external interrupt request (EIF) enable timer counter bit (ET0I), enable external interrupt bit (EEI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, ET0I and EEI, are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (T0F) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is suggested that a program does not use the "CALL subroutine" within the interrupt subroutine. Because interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications, if only one stack is left and enabling the interrupt is not well controlled, once the "CALL subroutine" operates in the interrupt subroutine it will damage the original control sequence.

Oscillator Configuration

There are two oscillator circuits in HT82K68E. Both are designed for system clocks; the RC oscillator and the Crystal oscillator, which are determined by mask options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and resists the external signal to conserve power.



System Oscillator

If an RC oscillator is used, an external resistor between OSC1 and VDD is needed and the resistance must range from $20k\Omega$ to $47k\Omega$. The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.


If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift needed for oscillator, no other external components are needed. Instead of a crystal, the resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works for a period of approximately 78 μ s. The WDT oscillator can be disabled by mask option to conserve power.

Watchdog Timer – WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4), decided by mask options. This timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by mask option. If the Watchdog Timer is disabled, all the executions related to the WDT results in no operation.

Once the internal WDT oscillator (RC oscillator normally with a period of $78\mu s$) is selected, it is first divided by 256



Watchdog Timer

(8-stages) to get the nominal time-out period of approximately 20ms. This time-out period may vary with temperature, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.6 seconds.

If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the WDT logic can be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for user defined flags, which can be used to indicate some specified status.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

WDTS (09H) Register

The WDT overflow under normal operation will initialize "chip reset" and set the status bit TO. An overflow in the HALT mode, initializes a "warm reset" only when the program counter and stack pointer are reset to zero. To clear the contents of the WDT (including the WDT prescaler), three methods are adopted; external reset (a low level to RESET), software instruction(s), or a HALT instruction. There are two types of software instructions; CLR WDT and CLR WDT1/CLR WDT2. Of these two types of instruction, only one can be active depending on the mask option - "CLR WDT times selection option". If the "CLR WDT" is selected (ie. CLR WDT times equal one), any execution of the CLR WDT instruction will clear the WDT. In case "CLR WDT1" and "CLR WDT2" are chosen (ie. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip because of the time-out.

Power Down Operation – HALT

The HALT mode is initialized by the HALT instruction and results in the following...

 The system oscillator will turn off but the WDT oscillator keeps running (if the WDT oscillator is selected).

- The contents of the on Chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recount again (if the WDT clock has come from the WDT oscillator).
- All I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, interrupt, and external falling edge signal on port A and port C [0:3] or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". Examining the TO and PDF flags, the reason for chip reset can be determined. The PDF flag is cleared when system power-up or executing the CLR WDT instruction and is set when the HALT instruction is executed. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the program counter and stack pointer, the others keep their original status.

On the other hand, awakening from an external interrupt (PC2), two sequences may happen. If the interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. But if the interrupt is enabled and the stack is not full, the regular interrupt response takes place.

The port A or port C [0:3] wake-up can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by mask option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction.

Once a wake-up event occurs, and the system clock comes from a crystal, it takes $1024 t_{SYS}$ (system clock period) to resume normal operation. In other words, the HT82K68E will insert a dummy period after the wake-up. If the system clock comes from an RC oscillator, it continues operating immediately. If the wake-up results in next instruction execution, this will execute immediately after the dummy period is completed.

To minimize power consumption, all I/O pins should be carefully managed before entering the HALT status.

Reset

There are three ways in which a reset can occur:

- RESET reset during normal operation
- RESET reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a warm reset that just resets the program counter and stack pointer, leaving the other circuits to remain in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".



ſ	то	PDF	RESET Conditions
	0	0	RESET reset during power-up
	u	u	RESET reset during normal operation
	0	1	RESET wake-up HALT
	1	u	WDT time-out during normal operation
	1	1	WDT wake-up HALT

Note: "u" means unchanged

To guarantee that the system oscillator has started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system powers up or when it awakes from the HALT state.

When a system power-up occurs, the SST delay is added during the reset period. But when the reset comes from the $\overrightarrow{\text{RESET}}$ pin, the SST delay is disabled. Any wake-up from HALT will enable the SST delay.

The functional	unit chip	reset status	is showr	below.
rito fariotional	anne onnp	1000t ottatao	10 0110 111	

Program Counter	000H
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer counter	Off
Input/output ports	Input mode
Stack Pointer	Points to the top of the stack


Timer Counter

A timer counter (TMR) is implemented in the HT82K68E. The timer counter contains an 8-bit programmable count-up counter and the clock may come from the system clock divided by 4.


Using the internal instruction clock, there is only one reference time-base.

There are two registers related to the timer counter; TMR ([0DH]), TMRC ([0EH]). Two physical registers are mapped to TMR location; writing TMR makes the starting value be placed in the timer counter preload register and reading TMR gets the contents of the timer counter. The TMRC is a timer counter control register, which defines some options.


In the timer mode, once the timer counter starts counting, it will count from the current contents in the timer



Reset Timing Chart



Reset Circuit



Reset Configuration

counter to FFH. Once overflow occurs, the counter is reloaded from the timer counter preload register and generates the interrupt request flag (TF; bit 5 of INTC) at the same time.

To enable the counting operation, the timer ON bit (TON; bit 4 of TMRC) should be set to 1. In the case of timer counter OFF condition, writing data to the timer counter preload register will also reload that data to the timer counter. But if the timer counter is turned on, data written to it will only be kept in the timer counter preload register. The timer counter will still operate until overflow occurs. When the timer counter (reading TMR) is read, the clock will be blocked to avoid errors. As clock blocking may results in a counting error, this must be taken into consideration by the programmer.

Bit No.	Label	Function
0~3		Unused bit, read as "0"
4	TON	To enable/disable timer counting (0= disabled; 1= enabled)
5		Unused bit, read as "0"
6 7	TM0 TM1	10= Timer mode (internal clock)

TMRC (0EH) Register




Register	Reset (Power On)	WDT Time-out (Normal Operation)	RESET Reset (Normal Operation)	RESET Reset (HALT)	WDT Time-out (HALT)
MP0	XXXX XXXX	นนนน นนนน	นนนน นนนน	սսսս սսսս	นนนน นนนน
MP1	xxxx xxxx	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	սսսս սսսս	นนนน นนนน
Program Counter	000H	000H	000H	000H	000H*
TBLP	xxxx xxxx	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLH	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	นนนน นนนน
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
TMR	xxxx xxxx	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMRC	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
РВ	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PCC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PD	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PDC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PE	1 1111	1 1111	1 1111	1 1111	u uuuu
PEC	1 1111	1 1111	1 1111	1 1111	u uuuu

The state of the registers is summarized in the following table:

Note: "*" stands for warm reset

"u" stands for unchanged

"x" stands for unknown



Timer Counter



Input/Output Ports

There are 32 bidirectional input/output lines in the HT82K68E, labeled from PA to PE, which are mapped to the data memory of [12H], [14H], [16H], [18H] and [1AH] respectively. All these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction MOV A,[m] (m=12H, 14H, 16H, 18H or 1AH). For output operation, all data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC, PDC, PEC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor (mask option) structures can be reconfigured dynamically (i.e., on-the-fly) under software control. To function as an input, the corresponding latch of the control register must write "1". The pull-high resistance will exhibit automatically if the pull-high option is selected. The input source(s) also depend(s) on the control register. If the control register bit is "1", input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in "read-modify-write" instruction. For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H, 17H, 19H and 1BH.


After a chip reset, these input/output lines stay at high levels or floating (mask option). Each bit of these input/output latches can be set or cleared by the SET [m].i or CLR [m].i (m=12H, 14H, 16H, 18H or 1AH) instruction.

Some instructions first input data and then follow the output operations. For example, the SET [m].i, CLR [m].i, CPL [m] and CPLA [m] instructions read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A and port C [0:3] has the capability to wake-up the device.

PC2 is shared with the external interrupt pin, PE2~PE4 is defined as CMOS output pins only. PE0 can determine whether the high to low transition, or the low to high transition of PC2 to activate the external subroutine, when PE0 output high, the low to high transition of PC2 to trigger the external subroutine, when PE0 output low, the high to low transition of PC2 to trigger the external subroutine.

PE2~PE4 is configured as CMOS output only and is used to drive the LED. PC0, PC1 is configured as NMOS open drain output with 4.6k Ω pull-high resistor such that it can easy to use as DATA or CLOCK line of PS2 keyboard application.





Low Voltage Reset – LVR

The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range $0.9V \sim V_{LVR}$ such as changing a battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

• The low voltage $(0.9V \sim V_{LVR})$ has to remain in their original state to exceed 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.


- The LVR uses the "OR" function with the external $\overline{\text{RES}}$ signal to perform chip reset.

The relationship between V_{DD} and V_{LVR} is shown below.

The relationship between V_{DD} and V_{LVR} is shown below.



Note: V_{OPR} is the voltage range for proper chip operation at 4MHz system clock.



- Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
 - *2: Since low voltage has to be maintained in its original state and exceed 1ms, therefore 1ms delay enters the reset mode.



ROM Code Option


The following shows six kinds of ROM code option in the HT82K68E. All the ROM code options must be defined to ensure proper system function.


No.	ROM Code Option
1	OSC type selection. This option is to decide if an RC or Crystal oscillator is chosen as system clock. If the Crystal oscillator is selected, the XST (Crystal Start-up Timer) default is activated, otherwise the XST is disabled.
2	WDT source selection. There are three types of selection: on-chip RC oscillator, instruction clock or disable the WDT.
3	CLRWDT times selection. This option defines the way to clear the WDT by instruction. "One time" means that the CLR WDT instruction can clear the WDT. "Two times" means only if both of the CLR WDT1 and CLR WDT2 instructions have been executed, only then will the WDT be cleared.
4	Wake-up selection. This option defines the wake-up function activity. External I/O pins (PA and PC [0:3] only) all have the capability to wake-up the chip from a HALT.
5	Pull-high selection. This option is to decide whether the pull-high resistance is visible or not in the input mode of the I/O ports. Each bit of an I/O port can be independently selected.
6	LVR enable/disable. User can configure whether enable or disable the circuit by configuration option.

Application Circuits

RC Oscillator for Multiple I/O Applications

Crystal Oscillator or Ceramic Resonator for Multiple I/O Applications







Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c} 1\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1^{(1)}\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\$	Z Z Z Z Z Z Z Z Z Z Z
Increment & E			
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate	·		
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)} \end{array} $	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation	I	(4)	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 ${\bf \sqrt{:}}$ Flag is affected

-: Flag is not affected

⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m]	Add data m	nemory a	nd carry to	o the accu	mulator			
Description	The conten multaneous						d the carry flag are a	added
Operation	$ACC \leftarrow AC$	C+[m]+C	;					
Affected flag(s)							_	
	то	PDF	OV	Z	AC	С		
			\checkmark		\checkmark	\checkmark		
ADCM A,[m]	Add the acc	cumulato	r and carr	y to data ı	nemory			
Description	The conten multaneous						d the carry flag are a y.	addec
Operation	$[m] \leftarrow ACC$	+[m]+C						
Affected flag(s)							_	
	то	PDF	OV	Z	AC	С		
	_		\checkmark	\checkmark	\checkmark	\checkmark]	
ADD A,[m]	Add data m	nemory to	the accu	mulator				
Description	The conten stored in th		•	data mem	ory and th	e accumul	ator are added. The	e resu
Operation	$ACC \leftarrow AC$:C+[m]						
operation								
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С]	
		PDF	OV √	Z √	AC √	С √]	
		_		\checkmark	√	1		
Affected flag(s)	TO — Add immed	— liate data ts of the a	to the ac	√ cumulator	1	V	dded, leaving the res	sult in
Affected flag(s) ADD A,x Description	TO — Add immed The conten	— liate data ts of the a or.	to the ac	√ cumulator	1	V	dded, leaving the res	sult in
Affected flag(s) ADD A,x Description Operation	TO — Add immed The conten accumulato	— liate data ts of the a or.	to the ac	√ cumulator	1	V	dded, leaving the res	sult in
Affected flag(s)	TO — Add immed The conten accumulato	— liate data ts of the a or.	to the ac	√ cumulator	1	V	dded, leaving the res	sult in
Affected flag(s) ADD A,x Description Operation	TO — Add immed The conten accumulato ACC ← AC	liate data ts of the a or. :C+x	√ to the ac accumulat	√ cumulator tor and the	√ specified	√ data are ao	dded, leaving the res	sult in
Affected flag(s) ADD A,x Description Operation	TO — Add immed The conten accumulato ACC ← AC		to the ac	√ cumulator tor and the Z √	√ specified AC √	√ data are ao C	dded, leaving the res	sult in
Affected flag(s) ADD A,x Description Operation Affected flag(s) ADDM A,[m]	TO Add immed The conten accumulato ACC \leftarrow AC TO Add the acc	Iiate data ts of the a or. C+x PDF 	to the ac accumulat OV r to the da specified	√ cumulator tor and the Z √ ata memor	√ specified AC √ y	√ data are ao C √	dded, leaving the res	
Affected flag(s) ADD A,x Description Operation Affected flag(s)	TO - Add immed The conten accumulato ACC \leftarrow AC TO - Add the acc The conten stored in th	iiate data ts of the a or. C+x PDF 	to the ac accumulat OV r to the da specified	√ cumulator tor and the Z √ ata memor	√ specified AC √ y	√ data are ao C √]	
Affected flag(s) ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description	TO Add immed The conten accumulato ACC \leftarrow AC TO Add the acc The conten	iiate data ts of the a or. C+x PDF 	to the ac accumulat OV r to the da specified	√ cumulator tor and the Z √ ata memor	√ specified AC √ y	√ data are ao C √]	
Affected flag(s) ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description Operation	TO - Add immed The conten accumulato ACC \leftarrow AC TO - Add the acc The conten stored in th	iiate data ts of the a or. C+x PDF 	to the ac accumulat OV r to the da specified	√ cumulator tor and the Z √ ata memor	√ specified AC √ y	√ data are ao C √]	



AND A,[m]	Logical AN	ID accum	ulator with	data men	nory			
Description	Data in the accumulator and the specified data memory perform a bitwise logical_ANE eration. The result is stored in the accumulator.							
Operation	$ACC \leftarrow ACC "AND" [m]$							
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		—	_		—			
AND A,x	Logical AN	ID immed	iate data to	o the accu	imulator			
Description	Data in the The result				ed data per	rform a bit		
Operation	$ACC \leftarrow AC$	CC "AND"	x					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		_			—			
ANDM A,[m]	Logical AN	ID data m	emory with	n the accu	mulator			
Description	Data in the					ator perfo		
Orientian	eration. Th			the data r	nemory.			
Operation	[m] ← AC0	C "AND" [m]					
Affected flag(s)	TO		<u></u>	-				
	ТО	PDF	OV	Z	AC	С		
		_				—		
CALL addr	Subroutine	e call						
Description	The instruct program co this onto th with the inst	ounter inci ne stack.	rements or The indica	nce to obta ted addre	in the add	ress of the		
Operation	Stack ← P Program C	-						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		_	_			_		
CLR [m]	Clear data	memory						
Description	The conter	nts of the	specified c	lata memo	ory are cle	ared to 0.		
Operation	[m] ← 00H							
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		_		_	_	_		



CLR [m],i Clear bit of data memory Description The bit i of the specified data memory is cleared to 0. Operation [m],i $\leftarrow 0$ Affected flag(s) \overline{TO} PDF OV Z AC C \Box $-$ CLR WDT Clear Watchdog Timer Description The WDT is cleared (clears the WDT). The power down bit (Pic cleared. Operation WDT \leftarrow 00H PDF and TO $\leftarrow 0$ Affected flag(s) \overline{TO} PDF OV Z AC C $\overline{0}$ $\overline{0}$ Description Together with CLR WDT2, clears the WDT. PDF and TO are: of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDF Operation WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) \overline{TO} PDF OV Z AC C $\overline{0^*}$ $\overline{0^*}$ $-$ Operation WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) \overline{TO} PDF OV Z AC C $\overline{0^*}$ $\overline{0^*}$ $ -$ Operation WDT $\leftarrow 00H^*$ PDF and TO are: of this instruction without the other preclear instruction, sets plies this instruction what he WDT. PDF and TO are: of this instruction what he WDT. PDF and TO are: of this instruction what he worthe	CLR [m].i	Clear hit (of data me	morv				
Operation [m].i $\leftarrow 0$ Affected flag(s) TO PDF OV Z AC C $ -$ CLR WDT Clear Watchdog Timer The WDT is cleared (clears the WDT). The power down bit (Picleared. Operation WDT $\leftarrow 00H$ PDF and TO $\leftarrow 0$ Affected flag(s) TO PDF OV Z AC C Operation WDT $\leftarrow 00H$ PDF and TO $\leftarrow 0$ Affected flag(s) TO PDF OV Z AC C 0 0 $ -$					nemorv is	cleared to	o 0.	
Affected flag(s) \overrightarrow{TO} PDF OV Z AC C $ -$ CLR WDT Clear Watchdog Timer The WDT is cleared (clears the WDT). The power down bit (P cleared. Operation WDT \leftarrow 00H PDF and TO $\leftarrow 0$ Affected flag(s) \boxed{TO} PDF OV Z AC C O 0 $ -$ CLR WDT1 Preclear Watchdog Timer Description Together with CLR WDT2, clears the WDT. PDF and TO are of this instruction has been executed and the TO and PDF Operation WDT \leftarrow 00H* PDF and TO $\leftarrow 0^*$ Affected flag(s) \boxed \boxed \boxed{TO} PDF OV Z AC C \bigcirc \bigcirc Operation WDT \leftarrow 00H* PDF and TO $\leftarrow 0^*$ Affected flag(s) \boxed \boxed \boxed \boxed \boxed O \bigcirc $_$ $_$ $_$ $_$ $_$ $_$ $_$ $_$ $_$ $_$ $_$ $_$ $_$ $_$ $_$ $_$								
TOPDFOVZACCCLR WDTClear Watchdog TimerDescriptionThe WDT is cleared (clears the WDT). The power down bit (Proceed)OperationWDT \leftarrow 00HPDF and TO \leftarrow 0Affected flag(s)TOPDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDF other PDF and TO are of this instruction has been executed and the TO and PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACC0*0*CLR WDT2Preclear Watchdog TimerTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H*PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACCorplement data memoryPDF and TO \leftarrow 0*OperationEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver Operation(m) \leftarrow [m]Affected flag(s)TOPDFOVZACC(o*0*OPE OVZACCO </td <td></td> <td>[] 、 。</td> <td></td> <td></td> <td></td> <td></td> <td></td>		[] 、 。						
DescriptionThe WDT is cleared (clears the WDT). The power down bit (Picleared.OperationWDT \leftarrow 00H PDF and TO \leftarrow 0Affected flag(s)TOPDFOVZACC00CLR WDT1Preclear Watchdog Timer Together with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set piles this instruction has been executed and the TO and PDF OperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACC0'0*CLR WDT2Preclear Watchdog Timer PDF and TO \leftarrow 0*DescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets piles th		то	PDF	OV	Z	AC	С	
Description The WDT is cleared (clears the WDT). The power down bit (P cleared. Operation WDT \leftarrow 00H PDF and TO \leftarrow 0 Affected flag(s) $\boxed{TO PDF OV Z AC C} 0 0 - - - - - - - -$			_			_	_	
DescriptionThe WDT is cleared (clears the WDT). The power down bit (P cleared.OperationWDT \leftarrow 00H PDF and TO \leftarrow 0Affected flag(s)Image: Total and the transformation of the system o			1			1		
cleared.Operation $WDT \leftarrow 00H$ PDF and $TO \leftarrow 0$ Affected flag(s) TO 0 PDF $0V$ Z AC C 0 CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF POV Z AC AC C O^* CLR WDT2Preclear Watchdog Timer Poreclear Watchdog Timer DescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDF OPF and TO $\leftarrow 0^*$ Affected flag(s) TO OPF OV Z AC AC C CPL [m]Complement data memory bescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver OperationOperationImplement of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verOperationImplement of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver <th col<="" td=""><td></td><td></td><td>•</td><td></td><td></td><td></td><td></td></th>	<td></td> <td></td> <td>•</td> <td></td> <td></td> <td></td> <td></td>			•				
PDF and TO $\leftarrow 0$ Affected flag(s) $TO PDF OV Z AC C \\ \hline 0 0 $ CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDI OperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) $TO PDF OV Z AC C O^* O^* $	Description		is cleared	(clears the	e WDT). Th	ne power d	lown bit (F	
Affected flag(s) TO PDF OV Z AC C 0 0 - - - - - - CLR WDT1 Preclear Watchdog Timer Together with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDF Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C CLR WDT2 Preclear Watchdog Timer Operation Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDF Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C Operation	Operation							
TOPDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just sel plies this instruction without the other preclear instruction just sel plies this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H*PDF and TO \leftarrow 0*ACAffected flag(s)TOPDF ovZAffected flag(s)Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H*PDF and TO \leftarrow 0*Affected flag(s)TOTOPDFOVZAffected flag(s)TOPDFOperationEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vertice of this instruction of the specified data flag(s)TOPDFOVZACCOperationMarket dflag(s)TOPDFOVZACCOperationMarket dflag(s)TOTOPDFOPFOVZACCOperationMarket dflag(s)TOTOPDFOVZA		PDF and	TO ← 0					
Image: Notion of the specified data memory Image: Notion of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver 0 0 - - - 0 0 - - - - 0 0 - - - - 0 0 - - - - 0 0 - - - - 0 0 - - - - 0 0 - - - - 0 0 - - - - - 0 0 - - - - - - 0 0 - - - - - - - 0 0 * 0* - <td>Affected flag(s)</td> <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td>	Affected flag(s)				-			
CLR WDT1 Preclear Watchdog Timer Description Together with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDD Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C O* 0* - - - - - CLR WDT2 Preclear Watchdog Timer Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDI Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C Other PDF and TO \leftarrow 0* C O* - - - - - - - - - - </td <td></td> <td></td> <td></td> <td>ÖV</td> <td>Z</td> <td>AC</td> <td>C</td>				ÖV	Z	AC	C	
DescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDI OperationOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDFOVZACC 0^* 0^* $ -$ CLR WDT2Preclear Watchdog TimerPogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACC 0^* 0^* $ -$ OperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACC 0^* 0^* $ -$ OperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Complement data memoryEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver operationTOPDFOVZACCOperation[m] \leftarrow [m]Affected flag(s)TOPDFOVZACC		0	0					
DescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDI OperationOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDFOVZACC 0^* 0^* $ -$ CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDFOVZACC 0^* 0^* $ -$ CPL [m]Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver Operation[m] \leftarrow [m]Affected flag(s) TO PDFOVZACC 0^* 0^* $ 0$ D D D D D D 0 D D	CLR WDT1	Preclear	Natchdog	Timer				
PDF and TO $\leftarrow 0^*$ Affected flag(s)TOPDFOVZACC 0^* 0^* $ -$ CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDDOperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s)TOPDFOVZACCCPL [m]Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very operation[m] $\leftarrow [m]$ Affected flag(s)TOPDFOVZACCOperation[m] $\leftarrow [m]$ Affected flag(s)TOPDFOVZACC		of this inst	truction wit	hout the ot	her precle	ar instruct	ion just se	
TO PDF OV Z AC C 0^* 0^* $ -$ CLR WDT2 Preclear Watchdog Timer Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDF Operation WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV Z AC C CPL [m] Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-veries which previously contained a 1 are changed to 0 and vice-veries which previously contained a 1 are changed to 0 and vice-veries which previously contained a 1 are changed to 0 and vice-veries which previously contained a 1 are changed to 0 and vice-veries which previously contained a 1 are changed to 0 and vice-veries which previously contained a 1 are changed to 0 and vice-veries which previously contained a 1 are changed to 0 and vice-veries which previously contained a 1 are changed to 0 and vice-veries which previously contained a 1 are changed to 0 and vice-veries which previously contained a 1 are changed to 0 and vice-veries which previously contained a 1 are changed to 0 and vice-veries which previously contained a 1 are changed to 0 and vice-veries which previously contained a 1 are changed to 0 and vice-veries which previously contained a 1 are changed to 0 and vice-veries which previsits which previously contained a 1 are changed to	Operation							
0^* 0^*	Affected flag(s)							
CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDFOVZACC0*0*CPL [m]Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver Operation[m] \leftarrow [m]Affected flag(s)TOPDFOVZACC		ТО	PDF	OV	Z	AC	С	
Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDF Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C CPL [m] Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vertice Operation [m] \leftarrow [m] Affected flag(s) TO PDF OV Z AC C Operation [m] \leftarrow [m] Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vertice Operation [m] \leftarrow [m] Affected flag(s) TO PDF OV Z AC C		0*	0*			_		
of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperation $WDT \leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDFOVZACC 0^* 0^* $ -$ CPL [m] Complement data memoryDescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very OperationOperation[m] \leftarrow [m]Affected flag(s) TO PDFOVZACC	CLR WDT2	Preclear	Natchdog	Timer				
PDF and $TO \leftarrow 0^*$ Affected flag(s)TOPDFOVZACC 0^* 0^* $ -$ CPL [m]Complement data memoryDescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verOperation[m] \leftarrow [m]Affected flag(s)TOPDFOVZACC	Description	of this ins	truction wi	thout the o	other prec	lear instru	ction, sets	
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Operation							
0^* 0^* CPL [m]Complement data memoryDescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-veryOperation[m] \leftarrow [m]Affected flag(s)TOPDFOVZACC	Affected flag(s)							
CPL [m]Complement data memoryDescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vectorOperation $[m] \leftarrow [m]$ Affected flag(s)TOTOPDFOVZACC		то	PDF	OV	Z	AC	С	
DescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verOperation $[m] \leftarrow [\overline{m}]$ Affected flag(s)TOTOPDFOVZACC		0*	0*		_		_	
$\begin{array}{c} \mbox{which previously contained a 1 are changed to 0 and vice-vertex}\\ \mbox{Operation} & [m] \leftarrow [\overline{m}]\\ \mbox{Affected flag(s)} & \\ \hline \mbox{TO} & \mbox{PDF} & \mbox{OV} & \mbox{Z} & \mbox{AC} & \mbox{C} \\ \hline \end{array}$	CPL [m]	Complem	ent data m	nemory				
Affected flag(s)	Description							
TO PDF OV Z AC C	Operation	$[m] \leftarrow [\overline{m}]$						
TO PDF OV Z AC C	Affected flag(s)	-						
		то	PDF	OV	Z	AC	С	
		_	_	_		_	_	



CPLA [m]	Complem	ient data m	nemory and	d place res	sult in the	accumulat	tor		
Description	which pre	viously cor	ntained a 1	are chang	jed to 0 an	d vice-vers	ented (1's complement). Bits sa. The complemented result mory remain unchanged.		
Operation	ACC ← [m]							
Affected flag(s)	[1		
	ТО	PDF	OV	Z	AC	С			
			—		_	_			
DAA [m]	Decimal-	Adjust accu	umulator fo	or addition					
Description	Decimal-Adjust accumulator for addition The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accum lator is divided into two nibbles. Each nibble is adjusted to the BCD code and an intern carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD a justment is done by adding 6 to the original value if the original value is greater than 9 or carry (AC or C) is set; otherwise the original value remains unchanged. The result is store in the data memory and only the carry flag (C) may be affected.								
Operation	then [m].3 else [m].3 and If ACC.7- then [m].3	-ACC.0 >9 3~[m].0 ← 3~[m].0 ← -ACC.4+A0 7~[m].4 ← 7~[m].4 ←	(ACC.3~A (ACC.3~A C1 >9 or C ACC.7~A	CC.0), AC =1 CC.4+6+A	1=0 C1,C=1				
Affected flag(s)	cise [m].	[11].4 < 2	A00.1 AC	0.4 . A0 1	,0-0				
/ootoug(o)	то	PDF	OV	Z	AC	С			
			_			√	-		
						, v			
DEC [m]	Decreme	nt data me	mory						
Description	Data in th	ne specified	d data mer	nory is dee	cremented	l by 1.			
Operation	[m] → [m]—1							
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
			—	\checkmark			-		
DECA [m]	Decreme	nt data me	mory and	place resu	lt in the a	ccumulato	r		
Description		e specified ontents of					ng the result in the accumula-		
Operation	$ACC \leftarrow [$	m]—1							
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
	_								



HALT	Enter powe	er down m	node							
Description		nd registe	rs are reta	ned. The	WDT and	prescaler	ystem clock. The are cleared. The			
Operation	Program Counter \leftarrow Program Counter+1 PDF \leftarrow 1 TO \leftarrow 0									
Affected flag(s)										
	ТО	PDF	OV	Z	AC	С				
	0	1	_		_					
INC [m]	Increment	data men	orv							
Description	Data in the			nory is inc	remented	by 1				
Operation	[m] ← [m]+			,		,				
Affected flag(s)	find of find.									
	ТО	PDF	OV	Z	AC	С]			
	_	_								
INCA [m]	Increment	data men	nory and pl	ace resul	t in the ac	cumulator				
Description		•		•		•	ng the result in th	ie accumula-		
Operation	tor. The co		ine data m	emory rer	nain unch	anged.				
Affected flag(s)	ACC ← [m	I]+ I								
Allected liag(s)	то	PDF	OV	Z	AC	С]			
	10		00	√	70	0				
		_	_	N	_]			
JMP addr	Directly jur	np								
JMP addr Description		am counte			ne directly	-specified	address uncond	itionally, and		
	The progra	am counte bassed to	this destin		ne directly	-specified	address uncond	itionally, and		
Description	The progra control is p	am counte bassed to	this destin		ne directly	-specified	address uncond	itionally, and		
Description	The progra control is p	am counte bassed to	this destin		ne directly	-specified C	address uncond	itionally, and		
Description	The progra control is p Program C	am counte bassed to Counter ←	this destin addr	ation.			address uncond	itionally, and		
Description Operation Affected flag(s)	The progra control is p Program C TO	am counte bassed to Counter ← PDF	this destin addr OV	z			address uncond	iitionally, and		
Description Operation Affected flag(s)	The progra control is p Program C TO — Move data	am counte passed to counter ← PDF 	this destin addr OV — to the accu	Z umulator	AC	C]	iitionally, and		
Description Operation Affected flag(s) MOV A,[m] Description	The progra control is p Program C TO — Move data The conter	em counte passed to counter ← PDF 	this destin addr OV — to the accu	Z umulator	AC	C	address uncond	litionally, and		
Description Operation Affected flag(s) MOV A,[m] Description Operation	The progra control is p Program C TO — Move data	em counte passed to counter ← PDF 	this destin addr OV — to the accu	Z umulator	AC	C]	iitionally, and		
Description Operation Affected flag(s) MOV A,[m] Description	The progracontrol is p Program C TO — Move data The conter ACC ← [m	m counte passed to counter ← PDF 	this destin addr OV to the accu specified c	Z Jata memo	AC — ory are co	C — Died to the]	litionally, and		
Description Operation Affected flag(s) MOV A,[m] Description Operation	The progra control is p Program C TO — Move data The conter	em counte passed to counter ← PDF 	this destin addr OV — to the accu	Z umulator	AC	C]	iitionally, and		



MOV A,x	Move imn	nediate da	ta to the a	ccumulato	r	
Description	The 8-bit	data speci	fied by the	code is lo	aded into	the accu
Operation	$ACC \leftarrow x$					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
				_	_	_
	Name dia a					
MOV [m],A			tor to data	-	ad to the	nosified
Description	memories		accumulate	or are copi	ed to the s	specified
Operation	[m] ←AC0	C				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_		_	_	_	
			I			
NOP	No operat		. –			
Description			ormed. Ex			ith the ne
Operation	Program	Counter ←	Program	Counter+1		
Affected flag(s)	то		0.1	7	4.0	0
	то	PDF	OV	Z	AC	С
			—	—		—
OR A,[m]	Logical O	R accumu	lator with c	lata memo	ory	
Description	Data in th	e accumu	ator and th	ne specifie	d data me	emory (or
	form a bit	wise logica	al_OR ope	ration. The	e result is	stored in
Operation	$ACC \leftarrow A$	CC "OR"	[m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			—		—	—
OR A,x	Logical O	R immedia	ite data to	the accum	nulator	
Description	÷		lator and t			erform a l
·			in the accu			
Operation	$ACC \leftarrow A$	CC "OR"	ĸ			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			—	\checkmark	—	—
		D data mir		the error	ulote -	
ORM A,[m]	-		mory with			aries) and
Description			emory (on peration.			
Operation		 C ″OR″ [m				
Affected flag(s)						
- · ·	ТО	PDF	OV	Z	AC	С
	_	_	_			_
	L	1	I			



RET	Return fro	om subrout	tine						
Description	The prog	ram counte	er is restore	ed from the	e stack. T	his is a 2-			
Operation	Program	Counter ←	Stack						
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
					_	_			
RET A,x		nd place im							
Description	The program counter is restored from the stack and the accum fied 8-bit immediate data.								
Operation	Program Counter ← Stack								
	$ACC \leftarrow x$								
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
			—	—	_				
RETI	Return fro	om interrup	ot						
Description		ram counte		ed from the	e stack. ar	nd interru			
		MI is the e							
Operation	0	Counter ←	Stack						
	EMI ← 1								
Affected flag(s)	[
	то	PDF	OV	Z	AC	С			
			—	—	_				
RL [m]	Rotate da	ata memory	v left						
Description		ents of the s		ata memor	v are rota	ted 1 bit le			
Operation		← [m].i; [m			-				
	[m].0 ← [i		1			, ,,			
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
		_	_	_	_	_			
RLA [m]		ata memory							
Description		e specified sult in the		•					
Operation) ← [m].i; [i							
epolation	ACC.(I+1) ACC.0 ←	,		uno uata I	nomory (I-	5 0)			
Affected flag(s)									
Affected flag(s)	ТО	PDF	OV	Z	AC	С			



RLC [m]	Rotate da	ta memor	y left throu	gh carry					
Description			specified d the origina		•	•			
Operation	[m].(i+1) ∢ [m].0 ← C C ← [m]. [*]	;	ı].i:bit i of tl	ne data m	emory (i=0)~6)			
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
RLCA [m]	Rotate lef	t through o	carry and p	lace resu	It in the ac	cumulat			
Description		Data in the specified data memory and the carry flag are rota							
	•		ginal carry out the con	-		•			
Operation	, ,		m].i:bit i of	the data i	memory (i:	=0~6)			
	ACC.0 ← C ← [m]. ⁻								
Affected flag(s)	0 ([iii].	ı							
0()	ТО	PDF	OV	Z	AC	С			
	_		_	_		\checkmark			
Operation		1].(i+1); [m].i:bit i of th	ne data m	emory (i=0	0~6)			
Affected flag(s)	[m].7 ← [r TO 	n].0 PDF	OV	Z	AC	C			
	T0 —	PDF				C			
Affected flag(s) RRA [m] Description	TO — Rotate rig	PDF — ht and pla	OV — ice result ir	the accu	mulator				
RRA [m]	TO — Rotate rig Data in th	PDF — ht and pla		the accu	mulator ated 1 bit i	right with			
RRA [m]	TO — Rotate rig Data in th the rotated	PDF — ht and pla e specified d result in t - [m].(i+1);	 ce result ir d data men	the accu nory is rotuulator. The	mulator ated 1 bit i	right with			
RRA [m] Description	TO — Rotate rig Data in th the rotated ACC.(i) ←	PDF — ht and pla e specified d result in t - [m].(i+1);	 de result ir d data men the accumu	the accu nory is rotuulator. The	mulator ated 1 bit i	right with			
RRA [m] Description Operation	TO — Rotate rig Data in th the rotated ACC.(i) ←	PDF — ht and pla e specified d result in t - [m].(i+1);	 de result ir d data men the accumu	the accu nory is rotuulator. The	mulator ated 1 bit i	right with			
RRA [m] Description Operation	TO Rotate rig Data in the the rotated ACC.(i) \leftarrow ACC.7 \leftarrow	PDF — ht and pla e specified d result in t - [m].(i+1); [m].0	ce result ir d data men the accumu ; [m].i:bit i d	n the accu nory is rot ulator. The of the data	mulator ated 1 bit i contents o a memory	right with of the da (i=0~6)			
RRA [m] Description Operation	TORotate rigData in thethe rotatedACC.(i) \leftarrow ACC.7 \leftarrow TO	PDF — ht and pla e specified d result in t - [m].(i+1); [m].0 PDF —	ce result ir d data men the accumu ; [m].i:bit i d	n the accu nory is rot ulator. The of the data Z	mulator ated 1 bit i contents o a memory	right with of the da (i=0~6)			
RRA [m] Description Operation Affected flag(s)	TO — Rotate rig Data in th the rotated ACC.(i) ← ACC.7 ← TO — Rotate da The conte	PDF	Ce result ir d data men the accumu ; [m].i:bit i d OV	n the accu nory is rot ulator. The of the data Z ugh carry data men	mulator ated 1 bit i contents of a memory AC 	right with of the da (i=0~6) C			
RRA [m] Description Operation Affected flag(s)	TORotate rigData in thethe rotatedACC.(i) \leftarrow ACC.7 \leftarrow TORotate daThe conterright. Bit C	PDF	<pre>ce result ir d data men the accumu ; [m].i:bit i d OV y right thro specified</pre>	the accu nory is rot ulator. The of the data Z ugh carry data men pit; the orig	mulator ated 1 bit i contents of a memory AC 	right with of the da (i=0~6) C C he carry flag is n			
RRA [m] Description Operation Affected flag(s) RRC [m] Description	TORotate rigData in thethe rotatedACC.(i) \leftarrow ACC.7 \leftarrow TORotate daThe conteright. Bit C[m].i \leftarrow [m[m].7 \leftarrow C	PDF		the accu nory is rot ulator. The of the data Z ugh carry data men pit; the orig	mulator ated 1 bit i contents of a memory AC 	right with of the da (i=0~6) C C he carry flag is n			
RRA [m] Description Operation Affected flag(s) RRC [m] Description Operation	TORotate rigData in thethe rotatedACC.(i) \leftarrow ACC.7 \leftarrow TORotate daThe conteright. Bit C[m].i \leftarrow [m[m].7 \leftarrow C	PDF		the accu nory is rot ulator. The of the data Z ugh carry data men pit; the orig	mulator ated 1 bit i contents of a memory AC 	right with of the da (i=0~6) C C he carry flag is n			



RRCA [m]	Rotate righ	nt through	carry and	place res	ult in the a	ccumulato	or	
Description	Data of the the carry b	e specified it and the	data mer original ca	nory and t nory flag is i	he carry fla rotated into	ag are rota the bit 7	ated 1 bit right. Bit 0 r position. The rotated remain unchanged.	•
Operation	ACC.i ← [r ACC.7 ← 0 C ← [m].0		n].i:bit i of	the data r	nemory (i=	0~6)		
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
		_	_	—	—			
SBC A,[m]	Subtract d	ata memo	ry and ca	rry from th	e accumul	ator		
Description	The conter tracted from				•	•	nent of the carry flag anulator.	are sub-
Operation	$ACC \leftarrow AC$	CC+[m]+C						
Affected flag(s)							1	
	ТО	PDF	OV	Z	AC	С		
					\checkmark	\checkmark		
SBCM A,[m]	Subtract d	ata memo	ry and ca	rry from th	e accumul	ator		
Description	The conter	nts of the s	specified of	lata memo	ory and the	complem	ent of the carry flag	are sub-
	tracted from		umulator,	leaving the	e result in t	the data n	nemory.	
Operation	$[m] \leftarrow ACC$	C+[m]+C						
Affected flag(s)]	
	ТО	PDF	OV	Z	AC	C		
		—		\checkmark		\checkmark]	
SDZ [m]	Skip if dec	rement da	ita memor	y is 0				
Description	instruction	is skipped execution	d. If the res	sult is 0, th ded and a	e following dummy cyc	instructio cle is repla	by 1. If the result is 0, on, fetched during the aced to get the proper 1 cycle).	current
Operation	Skip if ([m]	–1)=0, [m] ← ([m]-'	1)				
Affected flag(s)							1	
	то	PDF	OV	Z	AC	С		
	—		—	—	—	_		
SDZA [m]	Decremen	t data mei	mory and	place resu	Ilt in ACC,	skip if 0		
Description	instruction unchanged	is skipped d. If the res is discard	I. The resu sult is 0, th ed and a o	ılt is storec e following dummy cy	in the acc instruction cle is repla	umulator l n, fetched liced to ge	by 1. If the result is 0, but the data memory during the current ins t the proper instruction	remains struction
Operation	Skip if ([m]	–1)=0, AC	CC ← ([m]	-1)				
Affected flag(s)	_						_	
	то	PDF	OV	Z	AC	С]	
	_	_	_	_	_	_		
	·						-	



SET [m]	Set data	memory					
Description	Each bit o	of the spec	ified data	memory is	set to 1.		
Operation	$[m] \leftarrow FF$	н					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_	_	_		_	
SET [m]. i	Set bit of	data mem	ory				
Description	Bit i of the	e specified	data men	nory is set	to 1.		
Operation	[m].i ← 1						
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
				_	_	_	
SIZ [m]	Skip if ind	rement da	ita memor	y is 0			
Description	lowing in dummy c	struction, f	fetched du laced to ge	iring the c	urrent ins	truction ex	by 1. If the result is 0, the fol- ecution, is discarded and a les). Otherwise proceed with
Operation	Skip if ([n	n]+1)=0, [n	n] ← ([m]+	1)			
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_		_	_	_	
SIZA [m]	Incremen	t data mer	nory and p	blace resul	t in ACC,	skip if 0	
Description	The conte instructio mains un struction	ents of the n is skippe changed. I execution	specified c ed and the f the result , is discar	data memo e result is s t is 0, the fo rded and	ory are incr stored in t ollowing in a dummy	remented b he accumunstruction, for cycle is	by 1. If the result is 0, the next ulator. The data memory re- fetched during the current in- replaced to get the proper action (1 cycle).
Operation	Skip if ([n	n]+1)=0, A	CC ← ([m]]+1)			
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
						_	
SNZ [m].i	Skip if bit	i of the da	ta memor	y is not 0			
Description	lf bit i of th	ne specifie	d data mer	nory is not	0, the nex	t instructio	n is skipped. If bit i of the data
	is discard	ed and a d	lummy cyc		ced to get	-	current instruction execution, instruction (2 cycles). Other-
Operation	Skip if [m].i≠0					
Affected flag(s)	[1
	ТО	PDF	OV	Z	AC	С	
		_	_		—		



SUB A,[m]	Subtract	data mem	ory from th	e accumu	lator					
Description		ified data r he accumi		subtracted	from the c	ontents o				
Operation	$ACC \leftarrow A$	CC+[m]+1	l							
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
			\checkmark	\checkmark	\checkmark	\checkmark				
SUBM A,[m]	Subtract	data mam	and from th		lotor					
Description	Subtract data memory from the accumulator The specified data memory is subtracted from the contents of the accumulator, leave									
Description	result in the data memory.									
Operation	$[m] \leftarrow ACC+[m]+1$									
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
			\checkmark	\checkmark	\checkmark					
			1	1						
SUB A,x	Subtract	immediate	data from	the accun	nulator					
Description				by the code ccumulator		cted from				
Operation	$ACC \leftarrow A$	CC+x+1								
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
		_	\checkmark	\checkmark	\checkmark	\checkmark				
SWAP [m]	Swap nib	bles withir	the data	memory						
Description	-			nibbles of	the specifi	ied data r				
·		interchang	-		·					
Operation	[m].3~[m]	.0 ↔ [m].7	′~[m].4							
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
			_	_	_	_				
	<u></u>	1	1	1						
SWAPA [m]				e result in t						
Description			-	nibbles of t						
Operation	0			tor. The co	intents of t	ne uata n				
Operation		$CC.0 \leftarrow [r] CC.4 \leftarrow [r]$								
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
					,,,,,	0				



SZ [m]	Skip if dat	a memor	y is 0							
Description				data mem	nory are 0,	the follow	ing instruction, fetched dur			
·	the currer	nt instructi	on execut	ion, is disc	carded and	l a dumm	y cycle is replaced to get ext instruction (1 cycle).			
Operation	Skip if [m]	=0								
Affected flag(s)										
	ТО	PDF	OV	Z	AC	С]			
			_		_	_				
S74 [m]	Maya date		to ACC o				-			
SZA [m]		Move data memory to ACC, skip if 0								
Description	0, the follo and a dun	The contents of the specified data memory are copied to the accumulator. If the contents 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).								
Operation	Skip if [m]	=0								
Affected flag(s)										
	ТО	PDF	OV	Z	AC	С]			
			_	_		_	-			
						1				
C7 [m];	01.1.1.1.1.1.1	i of the da	ata memor	y is 0						
SZ [m].i	Skip if bit									
Description	lf bit i of th	e specifie		•		-	ion, fetched during the curr			
	If bit i of th instructior	e specifie n executio	n, is discar	ded and a	dummy cy	cle is repl	aced to get the proper instr			
Description	If bit i of th instructior tion (2 cyc	e specifie n executio cles). Othe	n, is discar	ded and a		cle is repl	aced to get the proper instr			
Description Operation	If bit i of th instructior	e specifie n executio cles). Othe	n, is discar	ded and a	dummy cy	cle is repl	aced to get the proper instr			
Description	If bit i of th instructior tion (2 cyc Skip if [m]	e specifie n executio cles). Othe l.i=0	n, is discar	ded and a ceed with	dummy cy the next in	cle is repl	aced to get the proper instr			
Description Operation	If bit i of th instructior tion (2 cyc	e specifie n executio cles). Othe	n, is discar	ded and a	dummy cy	cle is repl	aced to get the proper instr			
Description Operation	If bit i of th instructior tion (2 cyc Skip if [m]	e specifie n executio cles). Othe l.i=0	n, is discar erwise pro	ded and a ceed with	dummy cy the next in	cle is replastruction	aced to get the proper instr			
Description Operation	If bit i of th instructior tion (2 cyc Skip if [m] TO	e specifie n executio cles). Othe l.i=0 PDF	n, is discar erwise pro OV	Z	dummy cy the next in	Cle is repl. struction C	aced to get the proper instr (1 cycle).			
Description Operation Affected flag(s)	If bit i of th instruction tion (2 cyc Skip if [m] TO Move the The low b	e specifie n executio cles). Othe ,i=0 PDF 	n, is discar erwise pro OV 	Z page) to T	AC AC BLH and C AC AC	Cle is repl struction C data mem ed by the f	aced to get the proper instr (1 cycle).			
Description Operation Affected flag(s) TABRDC [m] Description	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low by to the spe	e specifie n executio cles). Oth .i=0 PDF 	n, is discar erwise pro OV le (current M code (cu a memory	Z page) to T	AC AC BLH and C AC AC	Cle is repl struction C data mem ed by the f	aced to get the proper instr (1 cycle).			
Description Operation Affected flag(s)	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low by to the spe [m] \leftarrow RO	e specifie n executio cles). Othe .i=0 PDF 	n, is discar erwise pro OV le (current M code (cu a memory ow byte)	Z page) to T urrent page and the hi	AC AC BLH and C AC AC	Cle is repl struction C data mem ed by the f	aced to get the proper instr (1 cycle).			
Description Operation Affected flag(s) TABRDC [m] Description Operation	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low by to the spe [m] \leftarrow RO	e specifie n executio cles). Othe .i=0 PDF 	n, is discar erwise pro OV le (current M code (cu a memory	Z page) to T urrent page and the hi	AC AC BLH and C AC AC	Cle is repl struction C data mem ed by the f	aced to get the proper instr (1 cycle).			
Description Operation Affected flag(s) TABRDC [m] Description	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low by to the spe [m] \leftarrow RO TBLH \leftarrow I	e specifie n executio cles). Othe .i=0 PDF ROM code yte of ROI vcified dat M code (I ROM code	n, is discar erwise pro OV le (current M code (cu a memory ow byte) e (high byt	Z page) to T urrent page and the hi	AC AC FBLH and (a) addresse igh byte tra	Cle is repl. struction C data mem ed by the t ansferred	aced to get the proper instr (1 cycle).			
Description Operation Affected flag(s) TABRDC [m] Description Operation	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low by to the spe [m] \leftarrow RO	e specifie n executio cles). Othe .i=0 PDF 	n, is discar erwise pro OV le (current M code (cu a memory ow byte)	Z page) to T urrent page and the hi	AC AC BLH and C AC AC	Cle is repl struction C data mem ed by the f	aced to get the proper instr (1 cycle).			
Description Operation Affected flag(s) TABRDC [m] Description Operation	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low by to the spe [m] \leftarrow RO TBLH \leftarrow I	e specifie n executio cles). Othe .i=0 PDF ROM code yte of ROI vcified dat M code (I ROM code	n, is discar erwise pro OV le (current M code (cu a memory ow byte) e (high byt	Z page) to T urrent page and the hi	AC AC FBLH and (a) addresse igh byte tra	Cle is repl. struction C data mem ed by the t ansferred	aced to get the proper instr (1 cycle).			
Description Operation Affected flag(s) TABRDC [m] Description Operation	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spe [m] \leftarrow RO TBLH \leftarrow H	e specifie n executio cles). Othe .i=0 PDF 	n, is discar erwise pro OV le (current M code (cu a memory ow byte) e (high byt OV	Z page) to T urrent page and the hi e) Z	AC AC FBLH and (a) addresse igh byte tra	Cle is repl. struction C data mem ed by the t ansferred C C	aced to get the proper instr (1 cycle).			
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s)	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spe [m] \leftarrow RO TBLH \leftarrow I TO — Move the The low b	e specifie n executio cles). Othe .i=0 PDF 	n, is discar erwise pro OV le (current M code (cu a memory ow byte) e (high byt OV OV le (last pag M code (la	Z page) to T urrent page and the hi e) Z ge) to TBL st page) a	dummy cy the next in AC (FBLH and of addresse igh byte tra AC AC H and data	Cle is repl. struction C data mem ed by the tansferred C C C a memory by the tab	aced to get the proper instr (1 cycle).			
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m]	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low by to the spee [m] \leftarrow RO TBLH \leftarrow I TO — Move the The low b the data m [m] \leftarrow RO	e specifie n executio cles). Othe .i=0 PDF 	n, is discar erwise pro OV le (current M code (cu a memory ow byte) e (high byt OV le (last pag M code (la nd the high ow byte)	z page) to T urrent page and the hi e) z ge) to TBL st page) a byte tran	AC A	Cle is repl. struction C data mem ed by the tansferred C C C a memory by the tab	aced to get the proper instr (1 cycle).			
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description Operation	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low by to the spee [m] \leftarrow RO TBLH \leftarrow I TO — Move the The low b the data m [m] \leftarrow RO	e specifie n executio cles). Othe .i=0 PDF 	n, is discar erwise pro OV le (current M code (cu a memory ow byte) e (high byt OV le (last pag M code (la nd the high	z page) to T urrent page and the hi e) z ge) to TBL st page) a byte tran	AC A	Cle is repl. struction C data mem ed by the tansferred C C C a memory by the tab	aced to get the proper instr (1 cycle).			
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low by to the spee [m] \leftarrow RO TBLH \leftarrow I TO — Move the The low b the data m [m] \leftarrow RO	e specifie n executio cles). Othe .i=0 PDF 	n, is discar erwise pro OV le (current M code (cu a memory ow byte) e (high byt OV le (last pag M code (la nd the high ow byte)	z page) to T urrent page and the hi e) z ge) to TBL st page) a byte tran	AC A	Cle is repl. struction C data mem ed by the tansferred C C C a memory by the tab	aced to get the proper instr (1 cycle).			
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description Operation	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low by to the spee [m] \leftarrow RO TBLH \leftarrow I TO — Move the The low b the data m [m] \leftarrow RO	e specifie n executio cles). Othe .i=0 PDF 	n, is discar erwise pro OV le (current M code (cu a memory ow byte) e (high byt OV le (last pag M code (la nd the high ow byte)	z page) to T urrent page and the hi e) z ge) to TBL st page) a byte tran	AC A	Cle is repl. struction C data mem ed by the tansferred C C C a memory by the tab	aced to get the proper instr (1 cycle).			



	Logical XOR accumulator with data memory								
Description			lator and t and the res						
Operation	$ACC \leftarrow A$	CC "XOR	" [m]						
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
			_		_				
XORM A,[m]	Logical X	OR data m	nemory wit	h the accu	mulator				
Description			d data me The result	2		•			
Operation	$[m] \leftarrow AC$	C "XOR"	[m]						
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
						•			
		_		\checkmark		_			
XOR A,x	 Logical X	OR immed				_			
XOR A,x Description	Data in th	e accumul	liate data t ator and th s stored in	o the accu e specified	 imulator data perf	orm a bit			
,	Data in th eration. T	e accumul	ator and th s stored in	o the accu e specified	 imulator data perf	orm a bit			
Description	Data in th eration. T	e accumul he result i	ator and th s stored in	o the accu e specified	 imulator data perf	orm a bit			


 $\sqrt{}$


Rev. 2.00



Package Information

20-pin SOP (300mil) Outline Dimensions








Symbol		Dimensions in mil	
Symbol	Min.	Nom.	Max.
A	394		419
В	290		300
С	14		20
C'	490		510
D	92	—	104
E		50	—
F	4		—
G	32		38
Н	4	—	12
α	0°		10°



HT82K68E

28-pin SOP (300mil) Outline Dimensions






Symbol	Dimensions in mil		
	Min.	Nom.	Max.
А	394	_	419
В	290		300
С	14		20
C′	697	_	713
D	92		104
E	_	50	_
F	4		_
G	32		38
Н	4		12
α	0°		10°



48-pin SSOP (300mil) Outline Dimensions




Symbol	Dimensions in mil		
Symbol	Min.	Nom.	Max.
A	395	_	420
В	291	_	299
С	8		12
C′	613		637
D	85		99
E		25	_
F	4		10
G	25		35
Н	4		12
α	0°		8°



Product Tape and Reel Specifications

Reel Dimensions



SOP 20W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
с	Spindle Hole Diameter	13.0+0.5 _0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2

SOP 28W (300mil)

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2




SSOP 48W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	100±0.1
С	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	32.2+0.3 0.2
T2	Reel Thickness	38.2±0.2



Carrier Tape Dimensions




SOP 20W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0+0.3 _0.1
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.8±0.1
B0	Cavity Width	13.3±0.1
K0	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	21.3

SOP 28W (300mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.85±0.1
B0	Cavity Width	18.34±0.1
K0	Cavity Depth	2.97±0.1
t	Carrier Tape Thickness	0.35±0.01
С	Cover Tape Width	21.3





SSOP 48W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	32.0±0.3
Р	Cavity Pitch	16.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	2.0 Min.
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	12.0±0.1
B0	Cavity Width	16.20±0.1
K1	Cavity Depth	2.4±0.1
K2	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	25.5



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 86-21-6485-5560 Fax: 86-21-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District, Shenzhen, China 518057 Tel: 86-755-8616-9908, 86-755-8616-9308 Fax: 86-755-8616-9722

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 86-10-6641-0030, 86-10-6641-7751, 86-10-6641-7752 Fax: 86-10-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office) 709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016 Tel: 86-28-6653-6590 Fax: 86-28-6653-6591

Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538 Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

Copyright © 2007 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.