

# Low Charge Injection 8-Channel High Voltage Analog Switches

## Features

- ❑ HVCMOS® technology for high performance
- ❑ Very low quiescent power dissipation – 10µA
- ❑ Output on-resistance typically 22 ohms
- ❑ Low parasitic capacitances
- ❑ DC to 10MHz analog signal frequency
- ❑ -60dB typical output off isolation at 5MHz
- ❑ CMOS logic circuitry for low power
- ❑ Excellent noise immunity
- ❑ On-chip shift register, latch and clear logic circuitry
- ❑ Flexible high voltage supplies

## General Description


These devices are low charge injection 8-channel high-voltage analog switch integrated circuits (ICs) intended for use in applications requiring high voltage switching controlled by low voltage control signals, such as ultrasound imaging and printers. Input data is shifted into an 8-bit shift register which can then be retained in an 8-bit latch. To reduce any possible clock feed-through noise, Latch Enable Bar ( $\overline{LE}$ ) should be left high until all bits are clocked in. Using HVCMOS technology, these switches combine high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

These ICs are suitable for various combinations of high voltage supplies, e.g.,  $V_{PP}/V_{NN}$  : +50V/-150V, or +100V/-100V.B

## Applications

- ❑ Medical ultrasound imaging
- ❑ Piezoelectric transducer drivers

## Block Diagram



## Absolute Maximum Ratings\*

$V_{DD}$ Logic power supply voltage	-0.5V to +15V
$V_{PP} - V_{NN}$ Supply voltage	220V
$V_{PP}$ Positive high voltage supply	-0.5V to $V_{NN} + 200V$
$V_{NN}$ Negative high voltage supply	+0.5V to -200V
Logic input voltages	-0.5V to $V_{DD} + 0.3V$
Analog Signal Range	$V_{NN}$ to $V_{PP}$
Peak analog signal current/channel	3.0A
Storage temperature	-65°C to +150°C

Power dissipation:

28-Lead PLCC	1.2W
48-Lead TQFP	1.0W
26-Lead BCC	1.0W
25-Lead FPBGA	1.0W

\* Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## Ordering Information

Package Options				
Device	28-Lead PLCC	48-Lead TQFP	26-Lead BCC	25-Lead FPBGA
HV20220	HV20220PJ	HV20220FG	-	-
	HV20220PJ-G	HV20220FG-G		
HV20320	HV20320PJ	-	-	-
	HV20320PJ-G			
HV220	-	-	-	HV220GA
			HV220B1-G	HV220GA-G

-G indicates the part is RoHS compliant (Green)



## Operating Conditions

Symbol	Parameter	Value
$V_{DD}$	Logic power supply voltage <sup>1, 3</sup>	4.5V to 13.2V
$V_{PP}$	Positive high voltage supply <sup>1, 3</sup>	40V to $V_{NN} + 200V$
$V_{NN}$	Negative high voltage supply <sup>1, 3</sup>	-40V to -160V
$V_{IH}$	High-level input voltage	$V_{DD} - 1.5V$ to $V_{DD}$
$V_{IL}$	Low-level input voltage	0V to 1.5V
$V_{SIG}$	Analog signal voltage peak to peak	$V_{NN} + 10V$ to $V_{PP} - 10V^2$
$T_A$	Operating free air-temperature	0°C to 70°C

### Notes:

- Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
- $V_{SIG}$  must be  $V_{NN}$ ,  $V_{SIG}$ ,  $V_{PP}$  or floating during power up/down transition.
- Rise and fall times of power supplies  $V_{DD}$ ,  $V_{PP}$ , and  $V_{NN}$  should not be less than 1.0msec.

Truth Table

D0	D1	D2	D3	D4	D5	D6	D7	$\overline{LE}$	CL	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	OFF							
H								L	L	ON							
	L							L	L		OFF						
	H							L	L		ON						
		L						L	L			OFF					
		H						L	L			ON					
			L					L	L				OFF				
			H					L	L				ON				
				L				L	L					OFF			
				H				L	L					ON			
					L			L	L						OFF		
					H			L	L						ON		
						L		L	L							OFF	
						H		L	L							ON	
							L	L	L								OFF
							H	L	L								ON
X	X	X	X	X	X	X	X	X	H	L	HOLD PREVIOUS STATE						
X	X	X	X	X	X	X	X	X	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF

Notes:

1. The eight switches operate independently.
2. Serial data is clocked in on the L to H transition CLK.
3. The switches go to a state retaining their present condition at the rising edge of  $\overline{LE}$ . When  $\overline{LE}$  is low the shift register data flows through the latch.
4.  $D_{OUT}$  is high when data in shift register 7 is high.
5. Shift register clocking has no effect on the switch states if  $\overline{LE}$  is H.
6. The clear input overrides all other inputs.

# Electrical Characteristics

## DC Characteristics *(over recommended operating conditions unless otherwise noted)*

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions	
		min	max	min	typ*	max	min	max			
Small Signal Switch (ON) Resistance	R <sub>ONS</sub>		30		26	38		48	ohms	I <sub>SIG</sub> = 5mA	V <sub>PP</sub> = 40V, V <sub>NN</sub> = -160V
			25		22	27		32		I <sub>SIG</sub> = 200mA	V <sub>NN</sub> = -100V
			25		22	27		30		I <sub>SIG</sub> = 5mA	V <sub>PP</sub> = 100V, V <sub>NN</sub> = -100V
			18		18	24		27		I <sub>SIG</sub> = 200mA	V <sub>NN</sub> = -100V
			23		20	25		30		I <sub>SIG</sub> = 5mA	V <sub>PP</sub> = 160V, V <sub>NN</sub> = -40V
			22		16	25		27		I <sub>SIG</sub> = 200mA	V <sub>NN</sub> = -40V
Small Signal Switch (ON) Resistance Matching	ΔR <sub>ONS</sub>		20		5.0	20		20	%	I <sub>SW</sub> = 5mA, V <sub>PP</sub> = 100V, V <sub>NN</sub> = -100V	
Large Signal Switch (ON) Resistance	R <sub>ONL</sub>				15				ohms	V <sub>SIG</sub> = V <sub>PP</sub> - 10V, I <sub>SIG</sub> = 1A	
Switch Off Leakage Per Switch	I <sub>SOL</sub>		5.0		1.0	10		15	μA	V <sub>SIG</sub> = V <sub>PP</sub> - 10V and V <sub>NN</sub> +10V	
DC Offset Switch Off			300		100	300		300	mV	R <sub>L</sub> = 100Ω	
DC Offset Switch On			500		100	500		500	mV	R <sub>L</sub> = 100KΩ	
Pos. HV Supply Current	I <sub>PPQ</sub>				10	50			μA	ALL SWs OFF	
Neg. HV Supply Current	I <sub>NNQ</sub>				-10	-50			μA	ALL SWs OFF	
Pos. HV Supply Current	I <sub>PPQ</sub>				10	50			μA	ALL SWs ON I <sub>SW</sub> = 5mA	
Neg. HV Supply Current	I <sub>NNQ</sub>				-10	-50			μA	ALL SWs ON I <sub>SW</sub> = 5mA	
Switch Output Peak Current			3.0		3.0	2.0		2.0	A	V <sub>SIG</sub> duty cycle ≤ 0.1%	
Output Switch Frequency	f <sub>SW</sub>					50			KHz	Duty Cycle = 50%	
I <sub>PP</sub> Supply Current	I <sub>PP</sub>		6.5			7.0		8.0	mA	V <sub>PP</sub> = 40V, V <sub>NN</sub> = -160V	50KHz Output Switching Frequency with no load
			4.0			5.0		5.5		V <sub>PP</sub> = 100V, V <sub>NN</sub> = -100V	
			4.0			5.0		5.5		V <sub>PP</sub> = 160V, V <sub>NN</sub> = -40V	
I <sub>NN</sub> Supply Current	I <sub>NN</sub>		6.5			7.0		8.0	mA	V <sub>PP</sub> = 40V, V <sub>NN</sub> = -160V	
			4.0			5.0		5.5		V <sub>PP</sub> = 100V, V <sub>NN</sub> = -100V	
			4.0			5.0		5.5		V <sub>PP</sub> = 160V, V <sub>NN</sub> = -40V	
Logic Supply Average Current	I <sub>DD</sub>		4.0			4.0		4.0	mA	f <sub>CLK</sub> = 5MHz, V <sub>DD</sub> = 5.0V	
Logic Supply Quiescent Current	I <sub>DDQ</sub>		10			10		10	μA		
Data Out Source Current	I <sub>SOR</sub>	0.45		0.45	0.70			0.40	mA	V <sub>OUT</sub> = V <sub>DD</sub> - 0.7V	
Data Out Sink Current	I <sub>SINK</sub>	0.45		0.45	0.70			0.40	mA	V <sub>OUT</sub> = 0.7V	
Logic Input Capacitance	C <sub>IN</sub>		10			10		10	pF		

\* Typical values are only for HV202/HV203

## Electrical Characteristics

### AC Characteristics (over operating conditions $V_{DD} = 5V$ , unless otherwise noted)

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ*	max	min	max		
Set Up Time Before $\overline{LE}$ Rises	$t_{SD}$	150		150			150		ns	
Time Width of $\overline{LE}$	$t_{WLE}$	150		150			150		ns	
Clock Delay Time to Data Out	$t_{DO}$		150			150		150	ns	
Time Width of CL	$t_{WCL}$	150		150			150		ns	
Set Up Time Data to Clock	$t_{SU}$	15		15	8.0		20		ns	
Hold Time Data from Clock	$t_h$	35		35			35		ns	
Clock Freq	$f_{CLK}$		5.0			5.0		5.0	MHz	50% duty cycle $f_{DATA} = f_{CLK}/2$
Clock Rise and Fall Times	$t_r, t_f$		50			50		50	ns	
Turn On Time	$t_{ON}$		5.0			5.0		5.0	$\mu s$	$V_{SIG} = V_{PP} - 10V$ , $R_L = 10K\Omega$
Turn Off Time	$t_{OFF}$		5.0			5.0		5.0	$\mu s$	$V_{SIG} = V_{PP} - 10V$ , $R_L = 10K\Omega$
Maximum $V_{SIG}$ Slew Rate	dv/dt		20			20		20	V/ns	$V_{PP} = 160V$ , $V_{NN} = -40V$
			20			20		20		$V_{PP} = 100V$ , $V_{NN} = -100V$
			20			20		20		$V_{PP} = 40V$ , $V_{NN} = -160V$
Off Isolation	KO	-30		-30	-33		-30		dB	$f = 5MHz$ , 1K $\Omega$ /15pF load
		-58		-58			-58			$f = 5MHz$ , 50 $\Omega$ load
Switch Crosstalk	$K_{CR}$	-60		-60	-70		-60		dB	$f = 5MHz$ , 50 $\Omega$ load
Output Switch Isolation Diode Current	$I_{ID}$		300			300		300	mA	300ns pulse width, 2.0% duty cycle
Off Capacitance SW to GND	$C_{SG(OFF)}$	5.0	17	5.0	12	17	5.0	17	pF	0V, 1MHz
On Capacitance SW to GND	$C_{SG(ON)}$	25	50	25	38	50	25	50	pF	0V, 1MHz


## Electrical Characteristics

### AC Characteristics (over operating conditions $V_{DD} = 5V$ , unless otherwise noted)


Characteristics	Sym	+25°C			Units	Test Conditions
		min	typ*	max		
Output Voltage Spike	$+V_{SPK}$			150	mV	$V_{PP} = 40V, V_{NN} = -160V, R_L = 50\Omega$
	$-V_{SPK}$			150		
	$+V_{SPK}$			150		$V_{PP} = 100V, V_{NN} = -100V, R_L = 50\Omega$
	$-V_{SPK}$			150		
	$+V_{SPK}$			150		$V_{PP} = 160V, V_{NN} = -40V, R_L = 50\Omega$
	$-V_{SPK}$			150		
Charge Injection	Q		820		pC	$V_{PP} = 40V, V_{NN} = -160V, V_{SIG} = 0V$
			600			$V_{PP} = 100V, V_{NN} = -100V, V_{SIG} = 0V$
			350			$V_{PP} = 160V, V_{NN} = -40V, V_{SIG} = 0V$

\* Typical values are only for HV202/HV203


Test Circuits




Switch OFF Leakage




DC Offset ON/OFF




T<sub>ON</sub>/T<sub>OFF</sub> Test Circuit




$K_O = 20 \text{Log} \frac{V_{OUT}}{V_{IN}}$   
OFF Isolation




Isolation Diode Current



$K_{CR} = 20 \text{Log} \frac{V_{OUT}}{V_{IN}}$   
Crosstalk




$Q = 1000\text{pF} \times V_{OUT}$   
Charge Injection




Output Voltage Spike







Logic Timing Waveforms



Block Diagram






## Typical Performance Curves for HV20220 & HV20320





## HV220GA Package Outline (FPBGA)




NOTE:  
ALL DIMENSION IN MILLIMETERS

Pin Configuration	
Ball Location	Function
A3	SW1
B2	SW2
B3	SW1
B4	SW0
B5	SW0
B6	V <sub>NN</sub>
C1	SW3
C2	SW3
C3	SW2
C4	V <sub>PP</sub>
C5	GND
C6	D <sub>IN</sub>
C7	V <sub>DD</sub>
D1	SW4
D2	SW4
D3	SW5
D4	SW7
D5	$\overline{\text{LE}}$
D6	CLK
E2	SW5
E3	SW6
E4	SW7
E5	D <sub>OUT</sub>
E6	CLR
F3	SW6


## HV202/HV203 28-Pin J-lead Package Outline

## Pin Configuration




### HV202 28 Pin J-Lead

Pin	Function	Pin	Function
1	SW3	15	N/C
2	SW3	16	D <sub>IN</sub>
3	SW2	17	CLK
4	SW2	18	$\overline{LE}$
5	SW1	19	CL
6	SW1	20	D <sub>OUT</sub>
7	SW0	21	SW7
8	SW0	22	SW7
9	N/C	23	SW6
10	V <sub>PP</sub>	24	SW6
11	N/C	25	SW5
12	V <sub>NN</sub>	26	SW5
13	GND	27	SW4
14	V <sub>DD</sub>	28	SW4



### HV203 28 Pin J-Lead

Pin	Function	Pin	Function
1	SW3	15	N/C
2	SW3	16	D <sub>IN</sub>
3	SW2	17	CLK
4	SW2	18	$\overline{LE}$
5	SW1	19	CL
6	SW1	20	D <sub>OUT</sub>
7	SW0	21	SW7
8	SW0	22	SW7
9	V <sub>PP</sub>	23	SW6
10	V <sub>NN</sub>	24	SW6
11	N/C	25	SW5
12	GND	26	SW5
13	V <sub>DD</sub>	27	SW4
14	N/C	28	SW4




Top View  
28-Pin J-Lead Package

Measurement Legend =  $\frac{\text{Dimensions in Inches}}{\text{(Dimensions in Millimeters)}}$

# 48-Pin TQFP

# Pin Configuration




## 48-Pin TQFP

Pin	Function	Pin	Function
1	SW5	25	V <sub>NN</sub>
2	N/C	26	N/C
3	SW4	27	N/C
4	N/C	28	GND
5	SW4	29	V <sub>DD</sub>
6	N/C	30	N/C
7	N/C	31	N/C
8	SW3	32	N/C
9	N/C	33	D <sub>IN</sub>
10	SW3	34	CLK
11	N/C	35	$\overline{\text{LE}}$
12	SW2	36	CLR
13	N/C	37	D <sub>OUT</sub>
14	SW2	38	N/C
15	N/C	39	SW7
16	SW1	40	N/C
17	N/C	41	SW7
18	SW1	42	N/C
19	N/C	43	SW6
20	SW0	44	N/C
21	N/C	45	SW6
22	SW0	46	N/C
23	N/C	47	SW5
24	V <sub>PP</sub>	48	N/C

Measurement Legend =  $\frac{\text{Dimensions in Inches}}{\text{(Dimensions in Millimeters)}}$


# HV220/HV20220/HV20320

## HV220B1 Package Outline




PACKAGE TOP VIEW

Pad connections are on the backside of the package



PACKAGE BOTTOM VIEW



PACKAGE SIDE VIEW

NOTE:  
ALL DIMENSION IN MILLIMETERS

## Pin Configuration

Pin	Function
1	SW4
2	SW3
3	SW3
4	SW2
5	SW2
6	SW1
7	SW1
8	SW0
9	SW0
10	V <sub>PP</sub>
11	V <sub>NN</sub>
12	N/C
13	GND
14	V <sub>DD</sub>
15	D <sub>IN</sub>
16	CLK
17	$\overline{\text{LE}}$
18	CLR
19	D <sub>OUT</sub>
20	SW7
21	SW7
22	SW6
23	SW6
24	SW5
25	SW5
26	SW4

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: <http://www.supertex.com>.

©2006 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.

**Supertex inc.**

1235 Bordeaux Drive, Sunnyvale, CA 94089  
TEL: (408) 222-8888 / FAX: (408) 222-4895

[www.supertex.com](http://www.supertex.com)