64-Channel Serial To Parallel Converter With High Voltage Push-Pull Outputs

Ordering Information

Device	Recommended Operating V _{PP} Max	80-Lead Quad Cerpak Gullwing	80-Lead Quad Plastic Gullwing	Die
HV3418	180V	HV3418DG	HV3418PG	HV3418X

Features

- HVCMOS[®] technology
- Output voltages up to 180V
- Low power level shifting
- □ Shift register speed: 6MHz @ $V_{DD} = 5V$ 12MHz @ $V_{DD} = 12V$
- Latched data outputs
- Output polarity and blanking
- CMOS compatible inputs
- □ Forward and reverse shifting options

Absolute Maximum Ratings¹

Supply voltage, V_{DD}		-0.5V to +15V
Supply voltage, V _{PP}		V _{DD} to +200V
Logic input levels	-(0.5V to V _{DD} +0.5V
Ground current ²		1.5A
High voltage supply current ²		1.3A
Continuous total power dissipation ³	Ceramic Plastic	1900mW 1200mW
Operating temperature range	Ceramic Plastic	-55°C to +125°C -40°C to +85°C
Storage temperature range		-65°C to +150°C
Notes:		

- 1. All voltages are referenced to GND.
- Connection to all power and ground pads is required. Duty cycle is limited by the total power dissipated in the package.
- For operation above 25°C ambient derate linearly to maximum operating temperature at 20mW/°C for plastic and at 31.7mW/°C for ceramic.

General Description

The HV34 is a low voltage serial to high voltage parallel converter with push-pull outputs. This device has been designed for use as a printer driver for inkjet applications. It can also be used in any application requiring multiple output high voltage, low current sourcing and sinking capabilities.

The device consists of a 64-bit shift register, 64 latches, and control logic to perform the polarity select and blanking of the outputs. A DIR pin controls the direction of data shift through the device. With DIR grounded, D_{IOA} is Data-In and D_{IOB} is Data-Out; data is shifted from $HV_{OUT}64$ to $HV_{OUT}1$. When DIR is at logic high, D_{IOB} is Data-In and D_{IOA} is Data-Out: data is then shifted from $HV_{OUT}64$. Data is shifted through the shift register on the low to high transition of the clock. Data output buffers are provided for cascading devices. Operation of the shift register is not affected by the LE (latch enable), BL (blanking), or the POL (polarity) inputs. Transfer of data from the shift register to the latch occurs when the LE (latch enable) is high. The data in the latch is stored during LE transition from high to low.

12/13/01

Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.

Electrical Characteristics (over recommended operating conditions unless noted) **DC Characteristics**

Symbol	Parameter		Min	Тур	Max	Units	Conditions
I _{DD}	V _{DD} Supply Current				25	mA	$f_{CLK} = 12MHz, f_{DATA} = 12MHz$
							$\overline{LE} = LOW$
I _{DDQ}	Quiescent V _{DD} Supply Current				200	μA	All $V_{IN} = 0V$ or V_{DD}
I _{PP}	High Voltage Supply Current				0.50	mA	V _{PP} = 180V All outputs high
					0.50	mA	V _{PP} = 180V All outputs low
I _{IH}	High-Level Logic Input Current			10	μA	$V_{IH} = V_{DD}$	
I _{IL}	Low-Level Logic Input Current				-10	μA	$V_{IL} = 0V$
V _{OH}	High-Level Output	HV _{OUT}	155			V	$V_{PP} = 180V, IHV_{OUT} = -5mA$
		Data Out	V _{DD} -1V			V	$ID_{OUT} = -100 \mu A$
V _{OL}	Low-Level Output	HV _{OUT}			25	V	$V_{PP} = 180V, IHV_{OUT} = +5mA$
		Data Out			1.0	V	ID _{OUT} = +100μA
V _{OC}	HV _{OUT} Clamp Voltage	1			V _{PP} +1.5	V	I _{OL} = +5mA
					-1.5	V	I _{OL} = -5mA

AC Characteristics^{1,2} (For $V_{DD} = 12V$: values in parentheses are for $V_{DD} = 5V$; $V_{PP} = 180V$, $T_A = 25^{\circ}C$)

Symbol	Parameter	Min	Тур	Мах	Units	Conditions	
f _{CLK}	Clock Frequency			12(6)	MHz		
t _w	Clock Width High and Low	High	40(83)			ns	
t _{SU}	Data Setup Time Before Clock Rise	es	25(35)			ns	
t _H	Data Hold Time After Clock Rises		10(30)			ns	
t _{WLE}	Width of Latch Enable Pulse		62(80)			ns	
t _{DLE}	LE Delay Time Rising Edge of Cloc	k	25(35)			ns	
t _{SLE}	LE Setup Time Before Rising Edge	of Clock	30(40)			ns	
t _{ON} , t _{OFF}	Time from Latch Enable to HV _{OUT}				1(1.5)	μs	$C_L = 20 pF$
t _{DHL}	Delay Time Clock to Data High to L	_OW			50(110)	ns	C _L = 20pF
t _{DLH}	Delay Time Clock to Data Low to H	ligh			75(160)	ns	C _L = 20pF
t _r , t _f	All Logic Inputs				5	ns	

Notes:

1. Shift register speed can be as low as DC as long as Data Set-up and Hold Time meet the spec.

2. AC Characteristics are guaranteed only under $V_{DD} = 12V$ and $V_{DD} = 5V$.

Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Units	
V _{DD}	Logic supply voltage	$V_{DD} = 5V$	4.5	5.0	5.5	V
		V _{DD} =12V	10.8	12.0	13.2	V
V _{PP}	High voltage supply		60		180	V
V _{IH}	High-level input voltage		V _{DD} -0.9		V _{DD}	V
V _{IL}	Low-level input voltage		0		0.9	V
T _A	Operating free-air temperature	Plastic	-40		+85	°C
		Ceramic	-55		+125	

Notes:

Power-up sequence should be the following:

- 1. Connect ground.
- 2. Apply V_{DD} .


5. The V_{PP} should not drop below V_{DD} or float during operation.

3. Set all inputs (Data, CLK, Enable, etc.) to a known state.


Power-down sequence should be the reverse of the above.

^{4.} Apply V_{PP} .


Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

			Inp	uts	Outputs				
Function	Data	CLK	LE	BL	POL	DIR	Shift Reg 1 264	HV Outputs 1 264	Data Out *
All on	Х	Х	Х	L	L	Х	* **	Н НН	*
All off	Х	Х	Х	L	Н	Х	* * * *	L LL	*
Invert mode	Х	Х	L	н	L	Х	* **	* ***	*
Load S/R	H or L	ſ	L	н	н	Х	H or L **	* * *	*
Load/Store Data	Х	Х	V	Н	Н	Х	* **	* * *	*
in Latches	Х	Х	V	н	L	Х	* **	* ***	*
Transparent	L	1	Н	н	Н	Х	L **	L **	*
Latch mode	Н	1	Н	н	Н	Х	H **	Н **	*
I/O Relation	D _{IOA}	1	Х	х	Х	L	$Q_n \rightarrow Q_{n-1}$		D _{IOB}
	D _{IOB}	1	Х	Х	Х	Н	$Q_n \rightarrow Q_{n+1}$		D _{IOA}

Notes:

 $\mathsf{H} = \mathsf{high} \; \mathsf{level}, \; \mathsf{L} = \mathsf{low} \; \mathsf{level}, \; \mathsf{X} = \mathsf{irrelevant}, \; \dagger = \mathsf{low-to-high} \; \mathsf{transition}, \; \downarrow = \mathsf{high-to-low} \; \mathsf{transition}.$

* = dependent on previous stage's state before the last CLK or last \overline{LE} high.

Pin Configurations


HV34

HV34								
Pin	Function	Pin	Function					
1	HV _{OUT} 41/24	41	HV _{OUT} 1/64					
2	HV _{OUT} 42/23	42	HV _{OUT} 2/63					
3	HV _{OUT} 43/22	43	HV _{OUT} 3/62					
4	HV _{OUT} 44/21	44	HV _{OUT} 4/61					
5	HV _{OUT} 45/20	45	ΗV _{ΟUT} 5/60					
6	HV _{OUT} 46/19	46	HV _{OUT} 6/59					
7	HV _{OUT} 47/18	47	HV _{OUT} 7/58					
8	HV _{OUT} 48/17	48	HV _{OUT} 8/57					
9	HV _{OUT} 49/16	49	HV _{OUT} 9/56					
10	ΗV _{OUT} 50/15	50	ΗV _{ΟUT} 10/55					
11	ΗV _{ΟUT} 51/14	51	HV _{OUT} 11/54					
12	HV _{OUT} 52/13	52	HV _{OUT} 12/53					
13	HV _{OUT} 53/12	53	HV _{OUT} 13/52					
14	HV _{OUT} 54/11	54	HV _{OUT} 14/51					
15	HV _{OUT} 55/10	55	HV _{OUT} 15/50					
16	HV _{OUT} 56/9	56	HV _{OUT} 16/49					
17	HV _{OUT} 57/8	57	HV _{OUT} 17/48					
18	HV _{OUT} 58/7	58	HV _{OUT} 18/47					
19	HV _{OUT} 59/6	59	HV _{OUT} 19/46					
20	HV _{OUT} 60/5	60	HV _{OUT} 20/45					
21	HV _{OUT} 61/4	61	HV _{OUT} 21/44					
22	HV _{OUT} 62/3	62	HV _{OUT} 22/43					
23	HV _{OUT} 63/2	63	HV _{OUT} 23/42					
24	HV _{OUT} 64/1	64	HV _{OUT} 24/41					
25	V _{PP}	65	HV _{OUT} 25/40					
26	D _{IOA}	66	HV _{OUT} 26/39					
27	N/C	67	HV _{OUT} 27/38					
28	N/C	68	HV _{OUT} 28/37					
29	BL	69	HV _{OUT} 29/36					
30	POL	70	HV _{OUT} 30/35					
31	V _{DD}	71	HV _{OUT} 31/34					
32	DIR	72	HV _{OUT} 32/33					
33	LGND	73	HV _{OUT} 33/32					
34	OGND	74	HV _{OUT} 34/31					
35	N/C	75	HV _{OUT} 35/30					
36	N/C	76	HV _{OUT} 36/29					
37	CLK	77	HV _{OUT} 37/28					
38	LE	78	HV _{OUT} 38/27					
39	D _{IOB}	79	HV _{OUT} 39/26					
40	V _{PP}	80	HV _{OUT} 40/25					
			001					

Note:

Pin designation for DIR = H/Lfor DIR = L, Pin 1 is $HV_{OUT}24$

Package Outline



80-pin Gullwing Package

Example: for DIR = H, Pin 1 is HV_{OUT}41

Supertex inc.

12/13/010

©2001 Supertex Inc. All rights reserved. Unauthorized use or reproduction prohibited.