

## 64-Channel Serial to Parallel Converter With High Voltage Push-Pull Outputs

### Features


- ▶ Processed with HVCMOS® technology
- ▶ Operating output voltages to 300V
- ▶ Low power level shifting from 5.0 to 300V
- ▶ Shift register speed: 8.0MHz @  $V_{DD} = 5.0V$
- ▶ 64 latched data outputs
- ▶ Output polarity and blanking
- ▶ CMOS compatible inputs
- ▶ Forward and reverse shifting options

### General Description

The HV507 is a low voltage serial to high voltage parallel converter with 64 push-pull outputs. This device has been designed for use as a printer driver for electrostatic applications. It can also be used in any application requiring multiple output, high voltage, low current sourcing and sinking capabilities.

The device consists of a 64-bit shift register, 64 latches, and control logic to perform the polarity select and blanking of the outputs. A DIR pin controls the direction of data shift through the device. With DIR grounded,  $D_{IOA}$  is Data-In and  $D_{IOB}$  is Data-Out; data is shifted from  $HV_{OUT64}$  to  $HV_{OUT1}$ . When DIR is at logic high,  $D_{IOB}$  is Data-In and  $D_{IOA}$  is Data-Out: data is then shifted from  $HV_{OUT1}$  to  $HV_{OUT64}$ . Data is shifted through the shift register on the low to high transition of the clock. Data output buffers are provided for cascading devices. Operation of the shift register is not affected by the  $\overline{LE}$  (latch enable),  $\overline{BL}$  (blanking), or the  $\overline{POL}$  (polarity) inputs. Transfer of data from the shift register to the latch occurs when the  $\overline{LE}$  is high. The data in the latch is stored during  $\overline{LE}$  transition from high to low.

### Functional Block Diagram



## Ordering Information

Device	Package Option
	<b>80-Lead Quad Plastic Gullwing</b> 20.00x14.00mm body 3.40mm height (max) 0.65mm pitch
HV507	HV507PG-G

-G indicates package is RoHS compliant ("Green")



## Absolute Maximum Ratings

Parameter	Value
Supply voltage, $V_{DD}$	-0.5V to +6.0V
Supply voltage, $V_{PP}$	$V_{DD}$ to +320V
Logic input levels	-0.5V to $V_{DD}$ +0.5V
Ground current <sup>2</sup>	0.5A
High voltage supply current <sup>1</sup>	0.5A
Continuous total power dissipation <sup>2</sup>	1200mW
Operating temperature range	0°C to +70°C
Storage temperature range	-65°C to +150°C


Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to GND.

### Notes:

Connection to all power and ground pads is required.


- Duty cycle is limited by the total power dissipated in the package.
- For operation above 25°C ambient derate linearly to 70°C at 26.7mW/°C.

## Pin Configuration



80-Lead Quad Plastic Gullwing (PG)  
(top view)

## Product Marking



L = Lot Number  
 YY = Year Sealed  
 WW = Week Sealed  
 C = Country of Origin  
 A = Assembler ID  
 — = "Green" Packaging

Package may or may not include the following marks: Si or

80-Lead Quad Plastic Gullwing (PG)

## Recommended Operating Conditions

Sym	Parameter	Min	Typ	Max	Units
$V_{DD}$	Logic supply voltage	4.5	5.0	5.5	V
$V_{PP}$	High voltage supply	60	-	300	V
$V_{IH}$	High-level input voltage	$V_{DD}$ -0.9	-	$V_{DD}$	V
$V_{IL}$	Low-level input voltage	0	-	0.9	V
$T_A$	Operating free-air temperature	0	-	+70	°C

Power-up sequence should be the following:

- Connect ground
- Apply  $V_{DD}$
- Set all inputs (Data, CLK, Enable, etc.) to a known state
- Apply  $V_{PP}$
- The  $V_{PP}$  should not drop below  $V_{DD}$  or float during operation.

Power-down sequence should be the reverse of the above.

## Electrical Characteristics

### DC Characteristics (For $V_{DD} = 5.0V$ , $V_{PP} = 300V$ , $T_A = 25^\circ C$ )

Sym	Parameter	Min	Max	Units	Conditions	
$I_{DD}$	$V_{DD}$ supply current	-	15	mA	$f_{CLK} = 8.0MHz$ , $F_{DATA} = 4.0MHz$ , $\overline{LE} = low$	
$I_{DDQ}$	Quiescent $V_{DD}$ supply current	-	200	$\mu A$	All $V_{IN} = 0$ or $V_{DD}$	
$I_{PP}$	High voltage supply current	-	0.50	mA	$V_{PP} = 300V$ . All outputs high.	
		-	0.50		$V_{PP} = 300V$ . All outputs low.	
$I_{IH}$	High-level logic input current	-	10	$\mu A$	$V_{IH} = V_{DD}$	
$I_{IL}$	Low-level logic input current	-	-10	$\mu A$	$V_{IL} = 0V$	
$V_{OH}$	High level output	HV <sub>OUT</sub>	265	-	V	$V_{PP} = 300V$ , IHV <sub>OUT</sub> = -1.0mA, ID <sub>OUT</sub> = -100 $\mu A$
		Data Out	$V_{DD} - 1.0V$	-		
$V_{OL}$	Low level output	HV <sub>OUT</sub>	-	35	V	$V_{DD} = 5.0V$ , IHV <sub>OUT</sub> = +1.0mA, ID <sub>OUT</sub> = +100 $\mu A$
		Data Out	-	1.0		
$V_{OC}$	HV <sub>OUT</sub> clamp voltage	-	$V_{PP} + 1.5V$	V	$I_{OC} = +1.0mA$	
		-	-30		$I_{OC} = -1.0mA$	


### AC Characteristics<sup>1</sup> (For $V_{DD} = 5.0V$ , $V_{PP} = 300V$ , $T_A = 25^\circ C$ )

Sym	Parameter	Min	Max	Units	Conditions
$f_{CLK}$	Clock frequency	-	8.0	MHz	---
$t_W$	Clock width high or low	62	-	ns	---
$t_{SU}$	Data set-up time before clock rises	35	-	ns	---
$t_H$	Data hold time after clock rises	30	-	ns	---
$t_{WLE}$	$\overline{LE}$ pulse width	80	-	ns	---
$t_{DLE}$	Delay time clock to $\overline{LE}$ high to low	35	-	ns	---
$t_{SLE}$	$\overline{LE}$ set-up time before clock rises	40	-	ns	---
$t_{ON}, t_{OFF}$	Time from $\overline{LE}$ to HV <sub>OUT</sub>	-	4.0	$\mu s$	$C_L = 20pF$
$t_{DHL}$	Delay time clock to data high to low	-	125	ns	$C_L = 20pF$
$t_{DLH}$	Delay time clock to data low to high	-	125	ns	$C_L = 20pF$
$t_r, t_f$	All logic inputs	-	5.0	ns	---


**Note:**

- Shift register speed can be as low as DC as long as data set-up and hold time meet the spec.

### Input and Output Equivalent Circuits



### Switching Waveforms



## Function Table

Function	Inputs						Outputs				
	Data	CLK	$\overline{LE}$	$\overline{BL}$	$\overline{POL}$	DIR	Shift Reg		HV Outputs		Data Out
							1	2...64	1	2...64	*
All on	X	X	X	L	L	X	*	*...*	H	H...H	*
All off	X	X	X	L	H	X	*	*...*	L	L...L	*
Invert mode	X	X	L	H	L	X	*	*...*	$\overline{*}$	$\overline{*...*}$	*
Load S/R	H or L	↑	L	H	H	X	H or L	*...*	*	*...*	*
Store data in latches	X	X	↓	H	H	X	*	*...*	*	*...*	*
	X	X	↓	H	L	X	*	*...*	$\overline{*}$	$\overline{*...*}$	*
Transparent latch mode	L	↑	H	H	H	X	L	*...*	L	*...*	*
	H	↑	H	H	H	X	H	*...*	H	*...*	*
I/O Relation	D <sub>IO</sub> A	↑	X	X	X	L	Q <sub>n</sub> →	Q <sub>n+1</sub>	-	-	D <sub>IO</sub> B
	D <sub>IO</sub> B	↑	X	X	X	H	Q <sub>n</sub> →	Q <sub>n+1</sub>	-	-	D <sub>IO</sub> A

## Notes:

H = high level, L = low level, X = irrelevant, ↑ = low-to-high transition ↓ = high-to-low transition.


\* = dependent on previous stage's state before the last CLK high-to-low transition or last  $\overline{LE}$  high.

## Pin Description (80-Lead PQFP)

Pin #	Function	Pin #	Function	Pin #	Function	Pin #	Function
1	HV <sub>OUT</sub> 41	21	HV <sub>OUT</sub> 61	41	HV <sub>OUT</sub> 1	61	HV <sub>OUT</sub> 21
2	HV <sub>OUT</sub> 42	22	HV <sub>OUT</sub> 62	42	HV <sub>OUT</sub> 2	62	HV <sub>OUT</sub> 22
3	HV <sub>OUT</sub> 43	23	HV <sub>OUT</sub> 63	43	HV <sub>OUT</sub> 3	63	HV <sub>OUT</sub> 23
4	HV <sub>OUT</sub> 44	24	HV <sub>OUT</sub> 64	44	HV <sub>OUT</sub> 4	64	HV <sub>OUT</sub> 24
5	HV <sub>OUT</sub> 45	25	VPP	45	HV <sub>OUT</sub> 5	65	HV <sub>OUT</sub> 25
6	HV <sub>OUT</sub> 46	26	D <sub>IO</sub> A	46	HV <sub>OUT</sub> 6	66	HV <sub>OUT</sub> 26
7	HV <sub>OUT</sub> 47	27	N/C	47	HV <sub>OUT</sub> 7	67	HV <sub>OUT</sub> 27
8	HV <sub>OUT</sub> 48	28	N/C	48	HV <sub>OUT</sub> 8	68	HV <sub>OUT</sub> 28
9	HV <sub>OUT</sub> 49	29	$\overline{BL}$	49	HV <sub>OUT</sub> 9	69	HV <sub>OUT</sub> 29
10	HV <sub>OUT</sub> 50	30	$\overline{POL}$	50	HV <sub>OUT</sub> 10	70	HV <sub>OUT</sub> 30
11	HV <sub>OUT</sub> 51	31	VDD	51	HV <sub>OUT</sub> 11	71	HV <sub>OUT</sub> 31
12	HV <sub>OUT</sub> 52	32	DIR	52	HV <sub>OUT</sub> 12	72	HV <sub>OUT</sub> 32
13	HV <sub>OUT</sub> 53	33	GND	53	HV <sub>OUT</sub> 13	73	HV <sub>OUT</sub> 33
14	HV <sub>OUT</sub> 54	34	HVGNDD	54	HV <sub>OUT</sub> 14	74	HV <sub>OUT</sub> 34
15	HV <sub>OUT</sub> 55	35	N/C	55	HV <sub>OUT</sub> 15	75	HV <sub>OUT</sub> 35
16	HV <sub>OUT</sub> 56	36	N/C	56	HV <sub>OUT</sub> 16	76	HV <sub>OUT</sub> 36
17	HV <sub>OUT</sub> 57	37	CLK	57	HV <sub>OUT</sub> 17	77	HV <sub>OUT</sub> 37
18	HV <sub>OUT</sub> 58	38	$\overline{LE}$	58	HV <sub>OUT</sub> 18	78	HV <sub>OUT</sub> 38
19	HV <sub>OUT</sub> 59	39	D <sub>IO</sub> B	59	HV <sub>OUT</sub> 19	79	HV <sub>OUT</sub> 39
20	HV <sub>OUT</sub> 60	40	VPP	60	HV <sub>OUT</sub> 20	80	HV <sub>OUT</sub> 40

# 80-Lead PQFP Package Outline (PG)

20.00x14.00mm body, 3.40mm height (max), 0.80mm pitch, 3.90mm footprint



**Note:**  
 1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbol	A	A1	A2	b	D	D1	E	E1	e	L	L1	L2	θ	θ1	
Dimension (mm)	MIN	2.80*	0.25	2.55	0.30	23.65*	19.80*	17.65*	13.80*	0.80 BSC	0.73	1.95 REF	0.25 BSC	0°	5°
	NOM	-	-	2.80	-	23.90	20.00	17.90	14.00		0.88			3.5°	-
	MAX	3.40	0.50*	3.05	0.45	24.15*	20.20*	18.15*	14.20*		1.03			7°	16°

JEDEC Registration MO-112, Variation CB-1, Issue B, Sept.1995.

\* This dimension is not specified in the JEDEC drawing.

Drawings not to scale.

Supertex Doc. #: DSPD-80PQFP, Version C041309.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <http://www.supertex.com/packaging.html>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. (website: <http://www.supertex.com>)