

## 32MHz, 64-Channel Serial to Parallel Converter with Push-Pull Outputs

### Features

- ▶ HVCMOS® technology
- ▶ 5.0V CMS Logic
- ▶ Output voltage up to +80V
- ▶ Low power level shifting
- ▶ 32MHz equivalent data rate
- ▶ Latched data outputs
- ▶ Foreward and reverse shifting options (DIR pin)
- ▶ Diode to  $V_{pp}$  allows efficient power recovery
- ▶ Outputs may be hot switched


### General Description

The HV57708 is a low voltage serial to high voltage parallel converter with push-pull outputs. The device has been designed for use as a driver for EL displays. It can also be used in any application requiring multiple output high voltage current sourcing and sinking capability such as driving plasma panels, vacuum fluorescent displays, or large matrix LCD displays.

### General Description

The device has 4 parallel 16-bit registers, permitting data rates 4x the speed of one (they are clocked together). There are also 64 latches and control logic to perform the polarity select and blanking of the outputs. HVOUT1 is connected to the first stage of the first shift register through the polarity and blanking logic. Data is shifted through the shift registers on the logic low to high transition of the clock. The DIR pin causes CCW shifting when connected to GND, and CW shifting when connected to VDD. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register (HVOUT64). Operation of the shift register is not affected by the  $\overline{LE}$  (latch enable),  $\overline{BL}$  (blanking), or the  $\overline{POL}$  (polarity) inputs. Transfer of data from the shift registers to the latches occurs when the  $\overline{LE}$  input is high. The data in the latches is stored when the  $\overline{LE}$  is low.

### Functional Block Diagram



**Note:**  
Each SR (shift register) provides 16 outputs. SR1 supplies every fourth output starting with 1; SR2 supplies every fourth output with 2, etc.

## Ordering Information

Device	Package Options
	80-Lead PQFP
HV57708	HV57708PG-G

-G indicates package is RoHS compliant ("Green")



## Absolute Maximum Ratings


Parameter	Value
Supply voltage, $V_{DD}$	-0.5V to +7.5V
Output voltage, $V_{PP}$	-0.5V to +90V
Logic input levels	-0.3V to $V_{DD} + 0.3V$
Ground current <sup>(1)</sup>	1.5A
Continuous total power dissipation <sup>(2)</sup>	1200mW
Operating temperature range	-40°C to +85°C
Storage temperature range	-65°C to +150°C
Lead temperature 1.6mm from case for 10 seconds	260°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

### Notes:


- Limited by the total dissipated in the package.
- For operation above 25°C ambient derate linearly to maximum operating temperature at 20mW/°C.

## Pin Configuration




## Product Marking

### Top Marking



YY = Year Sealed  
 WW = Week Sealed  
 L = Lot Number  
 C = Country of Origin\*  
 A = Assembler ID\*  
 \_\_\_\_\_ = "Green" Packaging

### Bottom Marking



\*May be part of top marking

**80-Lead PQFP (PG)**

## Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
$V_{DD}$	Logic supply voltage	4.5	5.5	V
$V_{PP}$	Output voltage	8.0	80	V
$V_{IH}$	High-level input voltage	$V_{DD} - 0.5V$	-	V
$V_{IL}$	Low-level input voltage	0	0.5	V
$f_{CLK}$	Clock frequency per register	-	8.0	MHz
$T_A$	Operating free-air temperature	-40	+85	°C

### Notes:

Power-up sequence should be the following\*:

- Apply ground
- Apply  $V_{DD}$
- Set all inputs ( $D_{IN}$ , CLK,  $\overline{LE}$ ,  $\overline{POL}$ , etc.) to a known state
- Apply  $V_{PP}$
- The  $V_{PP}$  should not drop below  $V_{DD}$  or float during operation

Power-down sequence should be the reverse of the above

## DC Electrical Characteristics (Over operating supply voltages and temperature, unless otherwise noted)


Symbol	Parameter	Min	Max	Units	Conditions	
$I_{DD}$	$V_{DD}$ supply current	-	15	mA	$V_{DD} = V_{DD} \text{ max}$ , $f_{CLK} = 8\text{MHz}$	
$I_{PP}$	High voltage supply current	-	100	$\mu\text{A}$	Outputs high	
		-	100	$\mu\text{A}$	Outputs low	
$I_{DDQ}$	Quiescent $V_{DD}$ supply current	-	100	$\mu\text{A}$	All $V_{IN} = V_{DD}$	
$V_{OH}$	High level output	$HV_{OUT}$	65	-	V	$I_O = -15\text{mA}$ , $V_{PP} = +80\text{V}$
		$D_{OUT}$	$V_{DD} - 0.5\text{V}$	-	V	$I_O = -100\mu\text{A}$
$V_{OL}$	Low level output	$HV_{OUT}$	-	7.0	V	$I_O = 12\text{mA}$ , $V_{PP} = +80\text{V}$
		$D_{OUT}$	-	0.5	V	$I_O = 100\mu\text{A}$
$I_{IH}$	High-level logic input current	-	1.0	$\mu\text{A}$	$V_{IH} = V_{DD}$	
$I_{IL}$	Low-level logic input current	-	-1.0	$\mu\text{A}$	$V_{IL} = 0\text{V}$	
$V_{OC}$	High voltage clamp diode	-	1.0	V	$I_{OC} = 1.0\text{mA}$	

## AC Electrical Characteristics ( $T_A = 85^\circ\text{C max}$ . Logic signal inputs and Data inputs have $t_r, t_f \leq 5\text{ns}$ [10% and 90% points])


Symbol	Parameter	Min	Max	Units	Conditions
$f_{CLK}$	Clock frequency	-	8	MHz	Per register
$t_{WL}, t_{WH}$	Clock width high or low	62	-	ns	---
$t_{SU}$	Data set-up time before clock rises	10	-	ns	---
$t_H$	Data hold time after clock rises	15	-	ns	---
$t_{ON}, t_{OFF}$	Time from latch enable to $HV_{OUT}$	-	500	ns	$C_L = 15\text{pF}$
$t_{DHL}$	Delay time clock to data high to low	-	70	ns	$C_L = 15\text{pF}$
$t_{DLH}$	Delay time clock to data low to high	-	70	ns	$C_L = 15\text{pF}$
$t_{DLE}^*$	Delay time clock to $\overline{LE}$ low to high	25	-	ns	---
$t_{WLE}$	$\overline{LE}$ pulse width	25	-	ns	---
$t_{SLE}$	$\overline{LE}$ set-up time before clock rises	0	-	ns	---

\*  $t_{DLE}$  is not required but is recommended to produce stable HV outputs and thus minimize power dissipation and current spikes (allows internal SR output to stabilize).

## Input and Output Equivalent Circuits



## Switching Waveforms




### Function Table

Function	Inputs						Outputs		
	Data	CLK	$\overline{LE}$	$\overline{BL}$	$\overline{POL}$	DIR	Shift Reg	HV Outputs	Data Out
All O/P high	X	X	X	L	L	X	-	H	-
All O/P low	X	X	X	L	H	X	-	L	-
O/P normal	X	X	X	H	H	X	-	No inversion	-
O/P inverted	X	X	X	H	L	X	-	Inversion	-
Data falls through (latches transparent)	L	$\text{--}\uparrow\text{--}$	H	H	H	X	L	L	-
	H	$\text{--}\uparrow\text{--}$	H	H	H	X	H	H	-
	L	$\text{--}\uparrow\text{--}$	H	H	L	X	L	H	-
	H	$\text{--}\uparrow\text{--}$	H	H	L	X	H	L	-
Data stored/ latches loaded	X	X	L	H	H	X	*	Stored Data	-
	X	X	L	H	L	X	*	Inversion of stored data	-
I/O relation	D <sub>I/O</sub> 1-4A	$\text{--}\uparrow\text{--}$	H	H	H	H	Q <sub>n</sub> →Q <sub>n+1</sub>	New H or L	D <sub>I/O</sub> 1-4B
	D <sub>I/O</sub> 1-4A	$\text{--}\uparrow\text{--}$	L	H	H	H	Q <sub>n</sub> →Q <sub>n+1</sub>	Previous H or L	D <sub>I/O</sub> 1-4B
	D <sub>I/O</sub> 1-4B	$\text{--}\uparrow\text{--}$	L	H	H	L	Q <sub>n</sub> →Q <sub>n-1</sub>	Previous H or L	D <sub>I/O</sub> 1-4A
	D <sub>I/O</sub> 1-4B	$\text{--}\uparrow\text{--}$	H	H	H	L	Q <sub>n</sub> →Q <sub>n-1</sub>	New H or L	D <sub>I/O</sub> 1-4A

Note:  
\* = data at the last CLK ↑

### Shift Register Operation



## Pin Function

Pin #	Function	Pin #	Function	Pin #	Function	Pin #	Function
1	HVOUT24/41	21	HVOUT4/61	41	HVOUT64/1	61	HVOUT44/21
2	HVOUT23/42	22	HVOUT3/62	42	HVOUT63/2	62	HVOUT43/22
3	HVOUT22/43	23	HVOUT2/63	43	HVOUT62/3	63	HVOUT42/23
4	HVOUT21/44	24	HVOUT1/64	44	HVOUT61/4	64	HVOUT41/24
5	HVOUT20/45	25	DIN1/DOUT4(A)	45	HVOUT60/5	65	HVOUT40/25
6	HVOUT29/46	26	DIN2/DOUT3(A)	46	HVOUT59/6	66	HVOUT39/26
7	HVOUT18/47	27	DIN3/DOUT2(A)	47	HVOUT58/7	67	HVOUT38/27
8	HVOUT17/48	28	DIN4/DOUT1(A)	48	HVOUT57/8	68	HVOUT37/28
9	HVOUT16/49	29	$\overline{LE}$	49	HVOUT56/9	69	HVOUT36/29
10	HVOUT15/50	30	CLK	50	HVOUT55/10	70	HVOUT35/30
11	HVOUT14/51	31	$\overline{BL}$	51	HVOUT54/11	71	HVOUT34/31
12	HVOUT13/52	32	VDD	52	HVOUT53/12	72	HVOUT33/32
13	HVOUT12/53	33	DIR	53	HVOUT52/13	73	HVOUT32/33
14	HVOUT11/54	34	GND	54	HVOUT51/14	74	HVOUT31/34
15	HVOUT10/55	35	$\overline{POL}$	55	HVOUT50/15	75	HVOUT30/35
16	HVOUT9/56	36	DOUT4/DIN1(B)	56	HVOUT49/16	76	HVOUT29/36
17	HVOUT8/57	37	DOUT3/DIN2(B)	57	HVOUT48/17	77	HVOUT28/37
18	HVOUT7/58	37	DOUT2/DIN3(B)	58	HVOUT47/18	78	HVOUT27/38
19	HVOUT6/59	39	DOUT1/DIN4(B)	59	HVOUT46/19	79	HVOUT26/39
20	HVOUT5/60	40	VPP	60	HVOUT45/20	80	HVOUT25/40

**Note:**

Pin designation for DIR = H/L.


Example: For DIR = H, pin 41 is HVOUT64.

For DIR = L, pin 41 is HVOUT1.


For CW/CCW Shift see function table  $Q_N \rightarrow Q_{N+1}$ .

# 80-Lead PQFP Package Outline (PG)


20x14mm body, 0.80mm pitch



**Top View**



**View B**



**Side View**

**Note 1:**

A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier may be either a mold, or an embedded metal or marked feature.

Symbol		A	A1	A2	b	D	D1	E	E1	e	L	L1	L2	θ	θ1
Dimension (mm)	MIN	2.80	0.25	2.55	0.30	23.65	19.80	17.65	13.80	0.80 BSC	0.73	1.95 REF	0.25 BSC	0°	5°
	NOM	-	-	2.80	-	23.90	20.00	17.90	14.00		0.88			3.5°	-
	MAX	3.40	-	3.05	0.45	24.15	20.20	18.15	14.20		1.03			7°	16°

JEDEC Registration MO-112, Variation CB-1, Issue B, Sept. 1995.

Drawings not to scale.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <http://www.supertex.com/packaging.html>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: <http://www.supertex.com>.