32 MHz, 64-Channel Serial To Parallel Converter With Push-Pull Outputs

Ordering Information

	Package Options							
Device	80 Lead Quad Ceramic Gullwing	80 Lead Quad Plastic Gullwing (MIL-STD-883 Processed*)	80 Lead Quad Ceramic Gullwing (MIL-STD-883 Processed*)	Die				
HV57708	HV57708DG	HV57708PG	RBHV57708DG	HV57708X				

^{*} For Hi-Rel process flows, refer to page 5-3 of the Databook.

Features

- ☐ Processed with HVCMOS® technology
- □ 5V CMOS logic
- Output voltages up to 80V
- Low power level shifting
- 32MHz equivalent data rate
- Latched data outputs
- ☐ Forward and reverse shifting options (DIR pin)
- □ Diode to V_{PP} allows efficient power recovery
- Outputs may be hot switched
- ☐ Hi-Rel processing available

Absolute Maximum Ratings

			•	
Supply voltage, V _{DD} ¹			-0.5V	to +7.5V
Output voltage, V _{PP} ¹			-0.5V	′ to +90V
Logic input levels ¹		-0.	3V to V	_{DD} +0.3V
Ground current ²				1.5A
Continuous total power dissipa	tion ³	Plastic Cerami		1200mW 1900mW
Operating temperature range	Plast Cera			to 85°C to 125°C
Storage temperature range			-65°C to	+150°C
Lead temperature 1.6mm (1/16 from case for 10 seconds	inch)			260°C

Notes:

- 1. All voltages are referenced to GND.
- 2. Limited by the total power dissipated in the package.
- For operation above 25°C ambient derate linearly to maximum operating temperature at 20mW/°C for plastic and at 19mW/°C for ceramic.

General Description

The HV577 is a low-voltage serial to high-voltage parallel converter with push-pull outputs. This device has been designed for use as a driver for electroluminescent displays. It can also be used in any application requiring multiple output high-voltage current sourcing and sinking capability such as driving plasma panels, vacuum fluorescent displays, or large matrix LCD displays.

The device has 4 parallel 16-bit shift registers, permitting data rates 4X the speed of one (they are clocked together). There are also 64 latches and control logic to perform the polarity select and blanking of the outputs. HVout1 is connected to the first stage of the first shift register through the polarity and blanking logic. Data is shifted through the shift registers on the logic low to high transition of the clock. The DIR pin causes CCW shifting when connected to GND, and CW shifting when connected to V_{DD} . A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register (HV $_{\rm OUT}$ 64). Operation of the shift register is not affected by the $\overline{\rm LE}$ (latch enable), $\overline{\rm BL}$ (blanking), or the $\overline{\rm POL}$ (polarity) inputs. Transfer of data from the shift registers to the latches occurs when the $\overline{\rm LE}$ (latch enable) input is high. The data in the latches is stored when $\overline{\rm LE}$ is low.

For detailed circuit and application information, please refer to application note AN-H3.

02/96/022

$\textbf{Electrical Characteristics} \ \, (\text{over recommended operating conditions unless noted}, \ \, \text{T}_{\text{\tiny A}}\text{=-}40^{\circ}\text{C to } + 85^{\circ}\text{C})$ **DC Characteristics**

Symbol	Parameter		Min	Max	Units	Conditions
I _{DD}	V _{DD} supply current		15	mA	$V_{DD} = V_{DD}$ max $f_{CLK} = 8MHz$	
I _{PP}	High voltage supply cu	High voltage supply current		100	μΑ	Outputs high
				100	μΑ	Outputs low
I _{DDQ}	Quiescent V _{DD} supply current			100	μΑ	All $V_{IN} = V_{DD}$
V _{OH}	High-level output	HV _{OUT}	65		V	I_{O} = -15mA, V_{PP} = 80V
		Data out	V _{DD} - 0.5		V	I _O = -100μA
V _{OL}	Low-level output	HV _{OUT}		7	V	$I_{O} = 12 \text{mA}, V_{PP} = 80 \text{V}$
		Data out		0.5	V	I _O = 100μA
I _{IH}	High-level logic input current			1	μΑ	$V_{IH} = V_{DD}$
I _{IL}	Low-level logic input current			-1	μΑ	V _{IL} = 0V
V _{OC}	High voltage clamp dio		1	V	I _{OC} = 1mA	

AC Characteristics ($T_A = 85^{\circ}$ C max. Logic signal inputs and Data inputs have t_r , $t_f \le 5$ ns [10% and 90% points])

Symbol	Parameter	Min	Max	Units	Conditions
f _{CLK}	Clock frequency		8	MHz	Per Register
t _{WL} ,t _{WH}	Clock width high or low	62		ns	
t _{SU}	Data set-up time before clock rises	10		ns	
t _H	Data hold time after clock rises	15		ns	
t _{ON} , t _{OFF}	Time from latch enable to HV _{OUT}		500	ns	C _L = 15pF
t _{DHL}	Delay time clock to data high to low		70	ns	C _L = 15pF
t _{DLH}	Delay time clock to data low to high		70	ns	C _L = 15pF
t _{DLE} *	Delay time clock to \overline{LE} low to high	25		ns	
t _{WLE}	Width of LE pulse	25		ns	
t _{SLE}	LE set-up time before clock rises	0		ns	

^{*} tole is not required but is recommended to produce stable HV outputs and thus minimize power dissipation and current spikes (allows internal SR output to stabilize).

Recommended Operating Conditions


Symbol	Paramete	Min	Max	Units	
V _{DD}	Logic supply voltage	4.5	5.5	V	
V _{PP}	Output voltage	Output voltage			
V _{IH}	High-level input voltage	High-level input voltage			
V _{IL}	Low-level input voltage	0	0.5	V	
f _{CLK}	Clock frequency per register		8	MHz	
T _A	Operating free-air temperature	-40	+85	00	
		-55	+125	°C	

Note: Power-up sequence should be the following:


- 1. Connect ground.
- 2. Apply V_{DD}.
- 3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
- Apply V_{PP}.
 The V_{PP} should not drop below V_{DD} or float during operation.

Power-down sequence should be the reverse of the above.


Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Note: Each SR (shift register) provides 16 outputs. SR1 supplies every fourth output starting with 1; SR2 supplies every fourth output with 2, etc.

Function Table

	Inputs						Outputs			
Function	Data	CLK	LE	BL	POL	DIR	Shift Reg	HV Outputs	Data Out	
All O/P High	Х	Х	Х	L	L	Х		Н		
All O/P Low	Х	Х	Х	L	Н	Х		L		
O/P Normal	Х	Х	Х	Н	Н	Х		No inversion		
O/P Inverted	Х	Х	Х	Н	L	Х		Inversion		
Data Falls	L		Н	Н	Н	Х	L	L		
Through	Н		Н	Н	Н	Х	Н	Н		
(Latches	L		Н	Н	L	Х	L	Н		
Transparent)	Н		Н	Н	L	Х	Н	L		
Data Stored/	Х	Х	L	Н	Н	Х	*	Stored Data		
Latches Loaded	Х	Х	L	Н	L	Х	*	Inversion of Stored Data		
	D _{I/O} 1-4A		Н	Н	Н	Н	$Q_n \rightarrow Q_{n+1}$	New H or L	D _{I/O} 1 – 4B	
I/O Relation	D _{I/O} 1-4A		L	Н	Н	Н	$Q_n \rightarrow Q_{n+1}$	Previous H or L	D _{I/O} 1 – 4B	
, o Holadon	D _{I/O} 1-4B		L	Н	Н	L	$Q_n \rightarrow Q_{n-1}$	Previous H or L	D _{I/O} 1 – 4A	
	D _{I/O} 1-4B		Н	Н	Н	L	$Q_n \rightarrow Q_{n-1}$	New H or L	D _{I/O} 1 – 4A	

Note: * = dependent on previous stage's state. See Pin configuration for D_{IN} and D_{OUT} pin designation for CW and CCW shift.

Pin Configurations

HV577

80-pin Gullwing

Pin	Function	Pin	Function
1	HV _{OUT} 24/41	41	HV _{OUT} 64/1
2	HV _{OUT} 23/42	42	HV _{OUT} 63/2
3	HV _{OUT} 22/43	43	HV _{OUT} 62/3
4	HV _{OUT} 21/44	44	HV _{OUT} 61/4
5	HV _{OUT} 20/45	45	HV _{OUT} 60/5
6	HV _{OUT} 19/46	46	HV _{OUT} 59/6
7	HV _{OUT} 18/47	47	HV _{OUT} 58/7
8	HV _{OUT} 17/48	48	HV _{OUT} 57/8
9	HV _{OUT} 16/49	49	HV _{OUT} 56/9
10	HV _{OUT} 15/50	50	HV _{OUT} 55/10
11	HV _{OUT} 14/51	51	HV _{OUT} 54/11
12	HV _{OUT} 13/52	52	HV _{OUT} 53/12
13	HV _{OUT} 12/53	53	HV _{OUT} 52/13
14	HV _{OUT} 11/54	54	HV _{OUT} 51/14
15	HV _{OUT} 10/55	55	HV _{OUT} 50/15
16	HV _{OUT} 9/56	56	HV _{OUT} 49/16
17	HV _{OUT} 8/57	57	HV _{OUT} 48/17
18	HV _{OUT} 7/58	58	HV _{OUT} 47/18
19	HV _{OUT} 6/59	59	HV _{OUT} 46/19
20	HV _{OUT} 5/60	60	HV _{OUT} 45/20
21	HV _{OUT} 4/61	61	HV _{OUT} 44/21
22	HV _{OUT} 3/62	62	HV _{OUT} 43/22
23	HV _{OUT} 2/63	63	HV _{OUT} 42/23
24	HV _{OUT} 1/64	64	HV _{OUT} 41/24
25	$D_{IN} 1/D_{OUT} 4(A)$	65	HV _{OUT} 40/25
26	$D_{IN} 2/D_{OUT} 3(A)$	66	HV _{OUT} 39/26
27	$D_{IN} 3/D_{OUT} 2(A)$	67	HV _{OUT} 38/27
28	D_{IN} 4/D _{OUT} 1(A)	68	HV _{OUT} 37/28
29	LE	69	HV _{OUT} 36/29
30	CLK	70	HV _{OUT} 35/30
31	BL	71	HV _{OUT} 34/31
32	V_{DD}	72	HV _{OUT} 33/32
33	DIR	73	HV _{OUT} 32/33
34	GND	74	HV _{OUT} 31/34
35	POL	75	HV _{OUT} 30/35
36	$D_{OUT} 4/D_{IN} 1(B)$	76	HV _{OUT} 29/36
37	$D_{OUT} 3/D_{IN} 2(B)$	77	HV _{OUT} 28/37
38	$D_{OUT} 2/D_{IN} 3(B)$	78	HV _{OUT} 27/38
39	$D_{OUT} 1/D_{IN} 4(B)$	79	HV _{OUT} 26/39
40	V_{PP}	80	HV _{OUT} 25/40


Note: Pin designation for DIR = H/L.

Example: For DIR = H, pin 41 is HV_{OUT} 64. For DIR = L, pin 41 is HV_{OUT} 1.

Supertex inc.

For CW/CCW Shift see function table $Q_N \rightarrow Q_{N+1}$.

Package Outline



80-pin Gullwing Package

