IC80C54 IC80C58 CMOS SINGLE CHIP 8-BIT MICROCONTROLLER



FEATURES

- 80C52 based architecture
- 16K x 8 ROM (80C54)
 32K x 8 ROM (80C58)
- 256 x 8 RAM
- Three 16-bit Timer/Counters
- Full duplex serial channel
- Boolean processor
- · Four 8-bit I/O ports, 32 I/O lines
- Memory addressing capability – 64K ROM and 64K RAM
- Program memory lock
 Lock bits (2)
- Power save modes:
 Idle and power-down
- · Eight interrupt sources
- Most instructions execute in 0.3 μs
- · CMOS and TTL compatible
- Maximum speed: 40 MHz @ Vcc = 5V
- Packages available:
 - 40-pin DIP
 - 44-pin PLCC
 - 44-pin PQFP

GENERAL DESCRIPTION

The *ICSI* IC80C54 and IC80C58 are high-performance microcontroller fabricated using high-density CMOS technology. The CMOS IC80C54/58 is functionally compatible with the industry standard 80C52/32 microcontrollers.

The IC80C54/58 is designed with 16K x 8 ROM (IC80C54) and 32Kx8 ROM (IC80C58); 256 x 8 RAM; 32 programmable I/O lines; a serial I/O port for either multiprocessor communications, I/O expansion or full duplex UART; three 16-bit timer/counters; an eight-source, two-priority-level, nested interrupt structure; and an on-chip oscillator and clock circuit. The IC80C54/58 can be expanded using standard TTL compatible memory.




Figure 1. IC80C54/58 Pin Configuration: 40-pin DIP

ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.






Figure 2. IC80C54/58 Pin Configuration: 44-pin PLCC




Figure 3. IC80C54/58 Pin Configuration: 44-pin PQFP








Figure 4. IC80C54/58 Block Diagram

IC80C54 IC80C58



Table 1. Detailed Pin Description

| Symbol | PDIP | PLCC | PQFP | I/O | Name and Function |
|-----------|--------|--------|--------------|--------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ALE | 30 | 33 | 27 | I/O | Address Latch Enable: Output pulse for latching the low byte of the address during an access to the external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. |
| ĒĀ | 31 | 35 | 29 | I | External Access enable: \overline{EA} must be externally held low to enable the device to fetch code from external program memory locations 0000H to FFFFH. If \overline{EA} is held high, the device executes from internal program memory unless the program counter contains an address greater than internal ROM seze. |
| P0.0-P0.7 | 39-32 | 43-36 | 37-30 | I/O | Port 0: Port 0 is an 8-bit open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pullups when emitting 1s. |
| P1.0-P1.7 | 1-8 | 2-9 | 40-44 1-3 | I/O | Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. Port 1 pins that have 1s written to them are pulled high by the internal pullups and can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current because of the internal pullups. (See DC Characteristics: IL). The Port 1 output buffers can sink/source four TTL inputs. |
| | | | | | Port 1 also receives the low-order address byte during verification. |
| | 1 2 | 2 3 | 40 41 | l I | T2(P1.0): Timer/Counter 2 external count input. T2EX(P1.1): Timer/Counter 2 trigger input. |
| P2.0-P2.7 | 21-28 | 24-31 | 18-25 | I/O | Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pullups. Port 2 pins that have 1s written to them are pulled high by the internal pullups and can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current because of the internal pullups. (See DC Characteristics: IL). Port 2 emits the high order address byte during fetches from external program memory and during accesses to external data memory that used 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pullups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ Ri [i = 0, 1]), Port 2 emits the contents of the P2 Special Function Register. |
| | | | | | Port 2 also receives the high-order bits and some control signals during verification. |



Table 1. Detailed Pin Description (continued)

| Symbol | PDIP | PLCC | PQFP | I/O | Name and Function |
|-----------|----------------------------------------------|----------------------------------------------|------------------------------------------|----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| P3.0-P3.7 | 10-17 | 11, 13-19 | 5, 7-13 | I/O | Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pullups. Port 3 pins that have 1s written to them are pulled high by the internal pullups and can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current because of the internal pullups. (See DC Characteristics: IL). |
| | | | | | Port 3 also serves the special features of the IC80C54/58, as listed below: |
| | 10 11 12 13 14 15 16 17 | 11 13 14 15 16 17 18 19 | 5 7 8 9 10 11 12 13 | 0 | RxD (P3.0): Serial input port. TxD (P3.1): Serial output port. INTO (P3.2): External interrupt 0. INT1 (P3.3): External interrupt 1. T0 (P3.4): Timer 0 external input. T1 (P3.5): Timer 1 external input. WR (P3.6): External data memory write strobe. RD (P3.7): External data memory read strobe. |
| PSEN | 29 | 32 | 26 | 0 | Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, <u>PSEN</u> is activated twice each machine cycle except that two <u>PSEN</u> activations are skipped during each access to external data memory. <u>PSEN</u> is not activated during fetches from internal program memory. |
| RST | 9 | 10 | 4 | I | Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal MOS resistor to GND permits a power-on reset using only an external capacitor connected to Vcc. |
| XTAL 1 | 19 | 21 | 15 | I | Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits. |
| XTAL 2 | 18 | 20 | 14 | 0 | Crystal 2: Output from the inverting oscillator amplifier. |
| GND | 20 | 22 | 16 | Ι | Ground: 0V reference. |
| Vcc | 40 | 44 | 38 | I | Power Supply: This is the power supply voltage for operation. |

OPERATING DESCRIPTION

The detail description of the IC80C54/58 included in this description are:

- Memory Map and Registers
- The Timer/Counters
- The Serial Interface
- The Interrupt System
- Information
- Another information

The detail information desription of the IC80C54/58 refer to IC80C52/32 date sheet

OTHER INFORMATION

Reset

The reset input is the RST pin, which is the input to a Schmitt Trigger.

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), *while the oscillator is running*. The CPU responds by generating an internal reset, with the timing shown in Figure 7.

The external reset signal is asynchronous to the internal clock. The RST pin is sampled during State 5 Phase 2 of every machine cycle. The port pins will maintain their current activities for 19 oscillator periods after a logic 1 has been sampled at the RST pin; that is, for 19 to 31 oscillator periods after the external reset signal has been applied to the RST pin.

The internal reset algorithm writes 0s to all the SFRs except the port latches, the Stack Pointer, and SBUF. The port latches are initialized to FFH, the Stack Pointer to 07H, and SBUF is indeterminate. Table 9 lists the SFRs and their reset values.

Then internal RAM is not affected by reset. On power-up the RAM content is indeterminate.

| Table 2 | Reset | Values | of the SFR's | |
|---------|-------|--------|--------------|--|
|---------|-------|--------|--------------|--|

| SFR Name | Reset Value |
|----------|---------------|
| PC | 0000H |
| ACC | 00H |
| В | 00H |
| PSW | 00H |
| SP | 07H |
| DPTR | 0000H |
| P0-P3 | FFH |
| IP | XX00000B |
| IE | 0X00000B |
| TMOD | 00H |
| TCON | 00H |
| T2CON | 00H |
| TH0 | 00H |
| TL0 | 00H |
| TH1 | 00H |
| TL1 | 00H |
| TH2 | 00H |
| TL2 | 00H |
| RCAP2H | 00H |
| RCAP2L | 00H |
| SCON | 00H |
| SBUF | Indeterminate |
| PCON | 0XXX0000B |



Power-on Reset

An automatic reset can be obtained when Vcc goes through a 10 μ F capacitor and GND through an 8.2K resistor, providing the Vcc rise time does not exceed 1 msec and the oscillator start-up time does not exceed 10 msec. This Power-on reset circuit is shown if Figure 21. The CMOS devices do not require the 8.2K pulldown resistor, although its presence does no harm.

When power is turned on, the circuit holds the RST pin high for an amount of time that depends on the value of the capacitor and the rate at which it charges. To ensure a good reset, the RST pin must be high long enough to allow the oscillator time to start-up (normally a few msec) plus two machine cycles.

Note that the port pins will be in a random state until the oscillator has start and the internal reset algorithm has written 1s to them.

With this circuit, reducing Vcc quickly to 0 causes the RST pin voltage to momentarily fall below 0V. However, this voltage is internally limited and will not harm the device.




Figure 6. Power-On Reset Circuit




Figure 7. Reset Timing



Power-Saving Modes of Operation

The IC80C54/58 has two power-reducing modes. Idle and Power-down. The input through which backup power is supplied during these operations is Vcc. Figure 23 shows the internal circuitry which implements these features. In the Idle mode (IDL = 1), the oscillator continues to run and the Interrupt, Serial Port, and Timer blocks continue to be clocked, but the clock signal is gated off to the CPU. In Power-down (PD = 1), the oscillator is frozen. The Idle and Power-down modes are activated by setting bits in Special Function Register PCON.

Idle Mode

An instruction that sets PCON.0 is the last instruction executed before the Idle mode begins. In the Idle mode, the internal clock signal is gated off to the CPU, but not to the Interrupt, Timer, and Serial Port functions. The CPU status is preserved in its entirety; the Stack Pointer, Program Counter, Program Status Word, Accumulator, and all other registers maintain their data during Idle. The port pins hold the logical states they had at the time Idle was activated. ALE and PSEN hold at logic high levels.

There are two ways to terminate the Idle. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating the Idle mode. The interrupt will be serviced, and following RETI the next instruction to be executed will be the one following the instruction that put the device into Idle.

The flag bits GF0 and GF1 can be used to indicate whether an interrupt occurred during normal operation or during an Idle. For example, an instruction that activates Idle can also set one or both flag bits. When Idle is terminated by an interrupt, the interrupt service routine can examine the flag bits.

The other way of terminating the Idle mode is with a hardware reset. Since the clock oscillator is still running, the hardware reset must be held active for only two machine cycles (24 oscillator periods) to complete the reset.

The signal at the RST pin clears the IDL bit directly and asynchronously. At this time, the CPU resumes program execution from where it left off; that is, at the instruction following the one that invoked the Idle Mode. As shown in Figure 22, two or three machine cycles of program execution may take place before the internal reset algorithm takes control. On-chip hardware inhibits access to the internal RAM during his time, but access to the port pins is not inhibited. To eliminate the possibility of unexpected outputs at the port pins, the instruction following the one that invokes Idle should not write to a port pin or to external data RAM.




Figure 8. Idle and Power-Down Hardware

Power-down Mode

An instruction that sets PCON.1 is the last instruction executed before Power-down mode begins. In the Powerdown mode, the on-chip oscillator stops. With the clock frozen, all functions are stopped, but the on-chip RAM and Special function Registers are held. The port pins output the values held by their respective SFRs. ALE and PSEN output lows.

In the Power-down mode of operation, Vcc can be reduced to as low as 2V. However, Vcc must not be reduced before the Power-down mode is invoked, and Vcc must be restored to its normal operating level before the Power-down mode is terminated. The reset that terminates Power-down also frees the oscillator. The reset should not be activated before Vcc is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize (normally less than 10 msec).

The only exit from Power-down is a hardware reset. Reset redefines all the SFRs but does not change the on-chip RAM.



| Mode | Memory | ALE | PSEN | PORT 0 | PORT 1 | PORT 2 | PORT 3 |
|------------|----------|-----|------|--------|--------|---------|--------|
| Idle | Internal | 1 | 1 | Data | Data | Data | Data |
| Idle | External | 1 | 1 | Float | Data | Address | Data |
| Power-down | Internal | 0 | 0 | Data | Data | Data | Data |
| Power-down | External | 0 | 0 | Float | Data | Data | Data |

Table 3. Status of the External Pins During Idle and Power-down Modes.

On-Chip Oscillators

The on-chip oscillator circuitry of the IC80C54/58 is a single stage inverter, intended for use as a crystalcontrolled, positive reactance oscillator. In this application the crystal is operated in its fundamental response mode as an inductive reactance in parallel resonance with capacitance external to the crystal (Figure 9). Examples of how to drive the clock with external oscillator are shown in Figure 10.

The crystal specifications and capacitance values (C1 and C2 in Figure 9) are not critical. 20 pF to 30 pF can be used in these positions at a 12 MHz to 24 MHz frequency with good quality crystals. (For ranges greater than 24 MHz refer to Figure 11.) A ceramic resonator can be used in place of the crystal in cost-sensitive applications. When a ceramic resonator is used, C1 and C2 are normally selected to be of somewhat higher values. The manufacturer of the ceramic resonator should be consulted for recommendation on the values of these capacitors.




Figure 9. Oscillator Connections




Figure 10. External Clock Drive Configuration




Figure 11. Oscillator Connections for High Speed (> 24 MHz)

Note:

When the frequency is higher than 24 MHz, please refer to Table 4 for recommended values of C1, C2, and R.

| | Frequency Range | | | | |
|----|------------------|-----------------|--|--|--|
| | 3.5 MHz - 24 MHz | 24 MHz - 40 MHz | | | |
| C1 | 20 pF-30 pF | 3 pF-10 pF | | | |
| C2 | 20 pF-30 pF | 3 pF-10 pF | | | |
| R | Not Apply | 6.2K-10K | | | |

Table 4. Recommended Value for C1, C2, R



ROM Verification

The address of the program menory location to be read is applied to Port 1 and pins P2.5-P2.0 (A14 is P3.4 for IC80C58). The other pins should be held at the "Verify" level are indicated in Figure 12. The contents of the addressed locations exits on Port 0. External pullups are required on Rort 0 for this operation. Figure 12 shows the setup to verify the program memory.




Figure 12. ROM Verification

IC80C54 IC80C58



ROM Lock System

The ICSI 80C54/58 contains two Program Memory Locking:

Security Bit 1:

When programmed, this bit two effects on masked ROM parts:

1) External MOVC is disable, and

2) EA pin is latch on reset.

Security Bit2:

When programmed, this bit inhibits Verify User ROM.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Parameter | Value | Unit |
|--------|-----------------------------------------------------|--------------|------|
| VTERM | Terminal Voltage with Respect to GND ⁽²⁾ | -2.0 to +7.0 | V |
| TBIAS | Temperature Under Bias ⁽³⁾ | 0 to +70 | °C |
| Тѕтс | Storage Temperature | -65 to +125 | °C |
| Рт | Power Dissipation | 1.5 | W |

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

 Minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2. 0V for periods less than 20 ns. Maximum DC voltage on output pins is Vcc + 0.5V which may overshoot to Vcc + 2.0V for periods less than 20 ns.

3. Operating temperature is for commercial products only defined by this specification.

OPERATING RANGE⁽¹⁾

| Range | Ambient Temperature | Vcc | Oscillator Frequency | |
|------------|---------------------|----------|----------------------|--|
| Commercial | 0°C to +70°C | 5V ± 10% | 3.5 to 40 MHz | |

Note:

1. Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS

(Ta=0°C to 70 °C; VCC=5V+10%; VSS=0V)

| Symbol | Parameter | Test conditions | Min | Max | Unit |
|---------------------|---------------------------------------------------|-------------------------------------------------|--------------|-----------------------------------------------------------------------|------|
| VIL | Input low voltage (All except \overline{EA}) | | -0.5 | 0.2Vcc - 0.1 | V |
| Vı∟1 | Input low voltage (\overline{EA}) | | -0.5 | 0.2Vcc-0.3 | V |
| Vін | Input high voltage (All except XTAL 1, RST) | | 0.2Vcc + 0.9 | Vcc + 0.5 | V |
| Viн1 | Input high voltage (XTAL 1) | | 0.7Vcc | Vcc + 0.5 | V |
| Vsc++ | RST positive schmitt-trigger threshold voltage | | 0.7Vcc | Vcc + 0.5 | V |
| Vsch- | RST negative schmitt-trigger threshold voltage | | 0 | 0.3Vcc | V |
| Vol ⁽¹⁾ | Output low voltage | lol = 100 µA | — | 0.3 | V |
| | (Ports 1, 2, 3) | lo∟ = 1.6 mA | — | 0.45 | V |
| | | lo∟ = 3.5 mA | _ | 1.0 0.3 0.45 | V |
| Vol1 ⁽¹⁾ | Output low voltage | IoL = 200 μA | _ | 0.3 | V |
| | (Port 0, ALE, PSEN) | lo∟ = 3.2 mA | _ | 0.45 | V |
| | | lo∟ = 7.0 mA | _ | 0.45 | V |
| Vон | Output high voltage (Ports 1, 2, 3, ALE, PSEN) | Іон = –10 µА Vcc = 4.5V-5.5V | 0.9Vcc | _ | V |
| | | lo∟ = –25 μA | 0.75Vcc | — | V |
| | | IoL = -60 μA | 2.4 | Vcc + 0.5 Vcc + 0.5 0.3Vcc 0.3 0.45 1.0 0.3 0.45 | V |
| Voн1 | Output high voltage (Port 0, ALE, PSEN) | Іон = <i>—</i> 80 <i>µ</i> А Vcc = 4.5V-5.5V | 0.9Vcc | _ | V |
| | | Іон = –300 µА | 0.75Vcc | _ | V |
| | | Іон = –800 µА | 2.4 | _ | V |
| lı∟ | Logical 0 input current (Ports 1, 2, 3) | VIN = 0.45V | | -50 | μA |
| lu | Input leakage current (Port 0) | 0.45V < VIN < Vcc | -10 | +10 | μA |
| Ιτι | Logical 1-to-0 transition current (Ports 1, 2, 3) | VIN = 2.0V | _ | -650 | μA |
| Rrst | RST pulldown resister | | 50 | 300 | KΩ |

Note:

1. Under steady state (non-transient) conditions, loL must be externally limited as follows:

Maximum loL per port pin: 10 mA

Maximum lo per 8-bit port

Port 0: 26 mA

Ports 1, 2, 3: 15 mA

Maximum total IoL for all output pins: 71 mA If IoL exceeds the test condition, VoL may exceed the related specification.



POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test conditions | Min | Max | Unit |
|--------|-------------------------------------|-----------------|-----|-----|------|
| lcc | Power supply current ⁽¹⁾ | Vcc = 5.0V | | | |
| | Active mode | 12 MHz | _ | 20 | mA |
| | | 16 MHz | _ | 26 | mA |
| | | 20 MHz | _ | 32 | mA |
| | | 25 MHz | _ | 38 | mA |
| | | 36 MHz | _ | 50 | mA |
| | | 40 MHz | _ | 62 | mA |
| | Idle mode | 12 MHz | _ | 5 | mA |
| | | 16 MHz | _ | 6 | mA |
| | | 20 MHz | _ | 7.6 | mA |
| | | 25 MHz | _ | 9 | mA |
| | | 36 MHz | _ | 12 | mA |
| | | 40 MHz | _ | 15 | mA |
| | Power-down mode | Vcc = 5V | _ | 100 | μA |

Note:

1. See Figures13,14,15, and 16 for Icc test conditiions.




Figure 13. Active Mode




Figure 14. Idle Mode




Figure 15. Power-down Mode






Figure 16. Clock Signal Waveform for Icc Tests in Active and Idle Mode (tclcH=tcHcL=5 ns)

EXTERNAL MEMORY CHARACTERISTICS

| | | 24 MHz Clock | | 40 MHz Clock | | Variable Oscillator (3.5 - 40 MHz) | | | |
|---------------|---------------------------------------------------|-----------------|-----|-----------------|-----|---------------------------------------|-----------|------|--|
| Symbol | Parameter | Min | Max | | Max | Min | Max | Unit | |
| 1/tclcl | Oscillator frequency | _ | _ | _ | _ | 3.5 | 40 | MHz | |
| t LHLL | ALE pulse width | 68 | _ | 35 | _ | 2tclcl-15 | _ | ns | |
| tavll | Address valid to ALE low | 26 | _ | 10 | _ | tclcl-15 | _ | ns | |
| t llax | Address hold after ALE low | 31 | _ | 15 | _ | tclcl-10 | — | ns | |
| tlliv | ALE low to valid instr in | _ | 147 | _ | 80 | — | 4tclcl-20 | ns | |
| t llpl | ALE low to PSEN low | 31 | _ | 15 | _ | tclcl-10 | — | ns | |
| t PLPH | PSEN pulse width | 110 | _ | 60 | _ | 3tclcl-15 | — | ns | |
| t PLIV | PSEN low to valid instr in | _ | 105 | _ | 55 | — | 3tclcl-20 | ns | |
| tpxix | Input instr hold after PSEN | 0 | _ | 0 | _ | 0 | — | ns | |
| tpxiz | Input instr float after PSEN | _ | 37 | _ | 20 | — | tclcl-5 | ns | |
| taviv | Address to valid instr in | _ | 188 | _ | 105 | — | 5tclcl-20 | ns | |
| t PLAZ | PSEN low to address float | _ | 10 | _ | 10 | _ | 10 | ns | |
| t RLRH | RD pulse width | 230 | _ | 130 | _ | 6tclcl-20 | — | ns | |
| tw∟wн | WR pulse width | 230 | _ | 130 | _ | 6tclcl-20 | — | ns | |
| trldv | RD low to valid data in | _ | 157 | _ | 90 | _ | 4tclcl-10 | ns | |
| t RHDX | Data hold after RD | 0 | _ | 0 | _ | 0 | — | ns | |
| t RHDZ | Data float after RD | _ | 78 | _ | 45 | — | 2tclcl-5 | ns | |
| tlldv | ALE low to valid data in | _ | 282 | _ | 165 | — | 7tclcl-10 | ns | |
| tavdv | Address to valid data in | _ | 323 | _ | 190 | — | 8tclcl-10 | ns | |
| tllwl | ALE low to \overline{RD} or \overline{WR} low | 105 | 145 | 55 | 95 | 3tclcl-20 | 3tclcL+20 | ns | |
| tavwl | Address to \overline{RD} or \overline{WR} low | 146 | _ | 80 | _ | 4tclcl-20 | — | ns | |
| tqvwx | Data valid to \overline{WR} transition | 26 | _ | 10 | _ | tclcl-15 | _ | ns | |
| twнqх | Data hold after WR | 31 | _ | 15 | _ | tclcl-10 | | ns | |
| t RLAZ | RD low to address float | _ | 0 | _ | 0 | _ | 0 | ns | |
| twн∟н | RD or WR high to ALE high | 26 | 57 | 10 | 40 | tclcl-15 | tclcL+15 | ns | |



EXTERNAL MEMORY CHARACTERISTICS

| | | 24 N Clo | | | MHz ock | Variable Oscillator (3.5-40 MHz) | | |
|---------------|---------------------------------------------|-------------|-----|-----|------------|-------------------------------------|------------|------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit |
| t xLxL | Serial port clock cycle time | 490 | 510 | 290 | 310 | 12tclcl-10 | 12tclcL+10 | ns |
| tqvxн | Output data setup to clock rising edge | 406 | _ | 240 | _ | 10tcLcL–10 | _ | ns |
| tхнох | Output data hold after clock rising edge | 73 | _ | 40 | _ | 2tclcl-10 | _ | ns |
| txhdx | Input data hold after clock rising edge | 0 | _ | 0 | _ | 0 | _ | ns |
| tхноv | Clock rising edge to input data valid | _ | 417 | _ | 250 | _ | 10tclcl | ns |

EXTERNAL CLOCK DRIVE

| Symbol | Parameter | Min | Max | Unit | |
|---------------|----------------------|-----|-----|------|--|
| 1/tclcl | Oscillator Frequency | 3.5 | 40 | MHz | |
| tснсх | High time | 10 | — | ns | |
| tc∟cx | Low time | 10 | — | ns | |
| tс∟сн | Rise time | _ | 10 | ns | |
| t CHCL | Fall time | _ | 10 | ns | |

ROM VERIFICATION CHARACTERISTICS

| Symbol | Parameter | Min | Мах | Unit |
|---------------|--------------------------|-----|---------|------|
| 1/tclcl | Oscillator Frequency | 4 | 6 | MHz |
| tavqv | Address to data valid | — | 40tclcl | |
| t ELQV | ENABLE low to data valid | — | 48tclcl | |
| t ehqz | Data float after ENABLE | 0 | 48tclcl | |



TIMING WAVEFORMS




Figure 17. External Program Memory Read Cycle




Figure 18. External Data Memory Read Cycle






Figure 19. External Data Memory Write Cycle





Figure 20. Shift Register Mode Timing Waveform











Figure 22. External Clock Drive Waveforms





Note:

1. AC inputs during testing are driven at VCC - 0.5V for logic "1" and 0.45V for logic "0". Timing measurements are made at VIH min for logic "1" and max for logic "0".



ORDERING INFORMATION Commercial Temperature: 0°C to +70°C

| Speed | Order Part Number | Package |
|--------|------------------------------------|--------------------|
| 12 MHz | IC80C54/58-12PL IC80C54/58-12PQ | PLCC PQFP |
| | IC80C54/58-12W | 600mil DIP |
| 24 MHz | IC80C54/58-24PL IC80C54/58-24PQ | PLCC PQFP |
| | IC80C54/58-24W | 600mil DIP |
| 40 MHz | IC80C54/58-40PL | PLCC |
| | IC80C54/58-40PQ IC80C54/58-40W | PQFP 600mil DIP |



Integrated Circuit Solution Inc.

HEADQUARTER: NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK, HSIN-CHU, TAIWAN, R.O.C. TEL: 886-3-5780333 Fax: 886-3-5783000

BRANCH OFFICE:

7F, NO. 106, SEC. 1, HSIN-TAI 5[™] ROAD, HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C. TEL: 886-2-26962140 FAX: 886-2-26962252 http://www.icsi.com.tw

