

## Numeric/Alphanumeric Triplexed LCD Display Drivers

August 1997

## **Features**

- ICM7231 Drives 8 Digits of 7 Segments with Two Independent Annunciators Per Digit Address and Data Input in Parallel Format
- ICM7232 Drives 10 Digits of 7 Segments with Two Independent Annunciators Per Digit Address and Data Input in Serial Format
- All Signals Required to Drive Rows and Columns of Triplexed LCD Display are Provided
- . Display Voltage Independent of Power Supply
- . On-Chip Oscillator Provides All Display Timing
- Total Power Consumption Typically 200 $\mu$ W, Maximum 500 $\mu$ W at 5V
- Low-Power Shutdown Mode Retains Data With  $5\mu W$  Typical Power Consumption at 5V,  $1\mu W$  at 2V
- Direct Interface to High-Speed Microprocessors

## Description

The ICM7231 and ICM7232 family of integrated circuits are designed to generate the voltage levels and switching waveforms required to drive triplexed liquid-crystal displays. These chips also include input buffer and digit address decoding circuitry allowing six bits of input data to be decoded into 64 independent combinations of the output segments of the selected digit.


The family is designed to interface to modern highperformance microprocessors and microcomputers and ease system requirements for ROM space and CPU time needed to service a display.


## Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	NUMBER OF DIGITS	INPUT FORMAT	PKG. NO.
ICM7231BFIJL	-25 to 85	40 Ld CERDIP	8 Digit	Parallel	F40.6
ICM7231BFIPL	-25 to 85	40 Ld PDIP	8 Digit	Parallel	E40.6
ICM7232BFIPL	-25 to 85	40 Ld PDIP	10 Digit	Serial	E40.6
ICM7232CRIPL	-25 to 85	40 Ld PDIP	10 Digit	Serial	E40.6

## NOTE:

All versions intended for triplexed LCD displays.







## **Absolute Maximum Ratings**

# 

## **Operating Conditions**

Temperature Range		25°C to 85°C
-------------------	--	--------------

## **Thermal Information**

Thermal Resistance (Typical, Note 2)		$\theta_{JC}$ (oC/W)
PDIP Package	60	N/A
CERDIP Package	50	12
Maximum Junction Temperature		
Ceramic Package		175°C
Plastic Package		
Maximum Storage Temperature Range	65	5 <sup>0</sup> C to 150 <sup>0</sup> C
Maximum Lead Temperature (Soldering, 1	I0s)	300°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### NOTES:

- Due to the SCR structure inherent in these devices, connecting any display terminal or the display voltage terminal to a voltage outside
  the power supply to the chip may cause destructive device latchup. The digital inputs should never be connected to a voltage less than
   -0.3V below ground, but maybe connected to voltages above V<sub>DD</sub> but not more than 6.5V above V<sub>SS</sub>.
- 2.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

## **Electrical Specifications** V+ = 5V + 10%, $V_{SS} = 0V$ , $T_A = -25^{\circ}C$ to $85^{\circ}C$ , Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Voltage, V <sub>DD</sub>		4.5	>4	5.5	V
Data Retention Supply Voltage, V <sub>DD</sub>	Guaranteed Retention at 2V	2	1.6	-	V
Logic Supply Current, I <sub>DD</sub>	Current from $V_{DD}$ to Ground Excluding Display. $V_{DISP} = 2V$	-	30	100	μΑ
Shutdown Total Current, I <sub>S</sub>	V <sub>DISP</sub> Pin 2 Open	-	1	10	μΑ
Display Voltage Range, V <sub>DISP</sub>	$V_{SS} \le V_{DISP} \le V_{DD}$	0	-	$V_{DD}$	V
Display Voltage Setup Current, IDISP	$V_{DISP} = 2V$ , Current from $V_{DD}$ to $V_{DISP}$ On-Chip	-	15	30	μΑ
Display Voltage Setup Resistor Value, RDISP	One of Three Identical Resistors in String	40	75	-	kΩ
DC Component of Display Signals	(Sample Test Only)	-	1/4	1	%(V <sub>DD</sub> -V <sub>DISP</sub> )
Display Frame Rate, f <sub>DISP</sub>	See Figure 5	60	90	120	Hz
Input Low Level, V <sub>IL</sub>	ICM7231, Pins 30 - 35, 37 - 39, 1	-	-	0.8	V
Input High Level, V <sub>IH</sub>	ICM7232, Pins 1, 38, 39 (Note 2)	2.0	-	-	V
Input Leakage, I <sub>ILK</sub>		-	0.1	1	μΑ
Input Capacitance, C <sub>IN</sub>		-	5	-	pF
Output Low Level, V <sub>OL</sub>	Pin 37, ICM7232, I <sub>OL</sub> = 1mA	-	-	0.4	V
Output High Level, VOH	V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = -500μA	4.1	-	-	V
Operating Temperature Range, TOP	Industrial Range	-25	-	+85	°C

## **AC Specifications** $V_{DD} = 5V + 10\% V_{SS} = 0V, -25^{\circ}C \text{ to } 85^{\circ}C$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
PARALLEL INPUT (ICM7231) See Figure 1					
Chip Select Pulse Width, t <sub>CS</sub>	(Note 1)	500	350	-	ns
Address/Data Setup Time, t <sub>DS</sub>	(Note 1)	200	-	-	ns
Address/Data Hold Time, t <sub>DH</sub>	(Note 1)	0	-20	-	ns
Inter-Chip Select Time, t <sub>ICS</sub>	(Note 1)	3	-	-	μs
SERIAL INPUT (ICM7232) See Figures 2, 3		•	•		•
Data Clock Low Time, tCL	(Note 1)	350	-	-	ns
Data Clock High Time, t <sub>CL</sub>	(Note 1)	350	-	-	ns
Data Setup Time, t <sub>DS</sub>	(Note 1)	200	-	-	ns
Data Hold Time, t <sub>DH</sub>	(Note 1)	0	-20	-	ns
Write Pulse Width, tWP	(Note 1)	500	350	-	ns
Write Pulse to Clock at Initialization, tWLL	(Note 1)	1.5	-	-	μs
Data Accepted Low Output Delay, t <sub>ODL</sub>	(Note 1)	-	200	400	ns
Data Accepted High Output Delay, t <sub>ODH</sub>	(Note 1)	-	1.5	3	μs
Write Delay After Last Clock, t <sub>CWS</sub>	(Note 1)	350	-	-	ns

## **Table of Features**

TYPE NUMBER	OUTPUT CODE	ANNUNCIATOR LOCATIONS	INPUT	OUTPUT
ICM7231BF	Code B	Both Annunciators on BP3		8 Digits plus 16 Annunciators
ICM7232AF	Hexadecimal	Both Annunciators on BP3	Serial Entry, 4-bit Data, 2-bit	10 Digits plus
ICM7232BF	Code B		Annunciators, 4-bit Address	20 Annunciators
ICM7232CR	Code B	1 Annunciator BP1 1 Annunciator BP3		

## **Terminal Definitions**

TERMINAL	PIN NO.	DESCR	IPTION	FUNCTION		
ICM7231 PAR	ALLEL INI	PUT NUMERIC DISPL	-AY	•		
AN1	30	Annunciator 1 Contro	ol Bit	High = ON		
AN2	31	Annunciator 2 Control Bit		Low = OFF	See Table 3	
BD0	32	Least Significant		Input	HIGH = Logical One (1)	
BD1	33		4-bit Binary	Data (See Table 1)	LOW = Logical Zero (0)	
BD2	34		Data Inputs	(Geo Table 1)		
BD3	35	Most Significant	,			
A0	37	Least Significant	1	Input		
A1	38		3-bit Digit Address Inputs	Address (See Table 2)		
A2	39	Most Significant	, radi coo inputo	(See Table 2)		
CS	1	Data Input Strobe/Ch	ip Select (Note 2)	Trailing (Positive going) decoded and sent out to	edge latches data, causes data input to be addressed digit	
ICM7232 SER	IAL DATA	AND ADDRESS INPU	JT			
Data Input	38	Data+ Address Shift Register Input		HIGH = Logical One (1) LOW = Logical Zero (O)		
WRITE Input	39	Decode, Output, and Reset Strobe		When DATA ACCEPTED Output is LOW, positive going edge of WRITE causes data in shift register to be decoded and sent to addressed digit, then shift register and control logic to be reset. When DATA ACCEPTED Output is HIGH, positive going edge of WRITE triggers reset only.		
Data Clock Input	1	Data Shift Register a Clock	nd Control Logic	Positive going edge advances data in shift register. ICM7232: Eleventh edge resets shift register and control logic.		
DATA ACCEPTED Output	37	Handshake Output		Output LOW when corre	ect number of bits entered into shift register.	
ALL DEVICES	<u> </u>			•		
Display Voltage V <sub>DISP</sub>	2	Negative end of on used to generate in levels for display. Shu	ntermediate voltage		When open (or less than 1V from $V_{DD}$ ) chip tops, all display pins to $V_{DD}$ .	
Common Line Driver Outputs	3, 4, 5			Drive display commons,	or rows	
Segment Line Driver Outputs	6 - 29 6 - 35	(On ICM7231) (On ICM7232)		Drive display segments,	or columns.	
$V_{DD}$	40	Chip Positive Supply				
V <sub>SS</sub>	36	Chip Negative Supply	у			

## NOTES:

- 1. For Design reference only, not 100% tested.
- 2.  $\overline{\text{CS}}$  has a special "mid-level" sense circuit that establishes a test mode if it is held near 3V for several ms. Inadvertent triggering of this mode can be avoided by pulling it high when inactive, or ensuring frequent activity.

**Timing Diagrams** 

# DATA ADDRESS INPUT ADDRESS AND DATA INPUTS VALID To be a constant of the con

FIGURE 1. ICM7231 INPUT TIMING DIAGRAM




FIGURE 2. ICM7232 ONE DIGIT INPUT TIMING DIAGRAM, WRITING BOTH ANNUNCIATORS




FIGURE 3. ICM7232 INPUT TIMING DIAGRAM, LEAVING BOTH ANNUNCIATORS OFF

## ICM7231 Family Description

The ICM7231 drives displays with 8 seven-segment digits with two independent annunciators per digit, accepting six data bits and three digit address bits from parallel inputs controlled by a chip select input. The data bits are subdivided into four binary code bits and two annunciator control bits.

The ICM7232 drives 10 seven-segment digits with two independent annunciators per digit. To write into the display, six bits of data and four bits of digit address are clocked serially into a shift register, then decoded and written to the display.

Input levels are TTL compatible, and the DATA ACCEPTED output on the serial input devices will drive one LSTTL load. The intermediate voltage levels necessary to drive the display properly are generated by an on-chip resistor string, and the output of a totally self-contained on-chip oscillator is used to generate all display timing. All devices in this family have been fabricated using Intersil' MAXCMOS® process and all inputs are protected against static discharge.

## Triplexed (1/3 Multiplexed) Liquid Crystal Displays

Figure 4 shows the connection diagram for a typical 7-segment display with two annunciators such as would be used with an ICM7231 or ICM7232 numeric display driver. Figure 5 shows the voltage waveforms of the common lines

and one segment line, chosen for this example to be the "a, g, d" segment line. This line intersects with BP1 to form the "a" segment, BP2 to form the "g" segment and BP3 to form the "d" segment. Figure 5 also shows the waveform of the "a, g, d" segment line for four different ON/OFF combinations of the "a", "g" and "d" segments. Each intersection (segment or annunciator) acts as a capacitance from segment line to common line, shown schematically in Figure 6. Figure 7 shows the voltage across the "g" segment for the same four combinations of ON/OFF segments used in Figure 5.





FIGURE 4. CONNECTION DIAGRAMS FOR TYPICAL 7-SEGMENT DISPLAYS




- 2.  $\phi$ 1′,  $\phi$ 2′,  $\phi$ 3′, BP Low with Respect to Segment.
- 3. BP1 Active during \$1, and \$1'.
- 4. BP2 Active during \$\phi2\$, and \$\phi2\$'.
- 5. BP3 Active during \$\phi3\$, and \$\phi3'\$.


## FIGURE 5. DISPLAY VOLTAGE WAVEFORMS


The degree of polarization of the liquid crystal material and thus the contrast of any intersection depends on the RMS voltage across the intersection capacitance. Note from Figure 7 that the RMS OFF voltage is always V<sub>P</sub>/3 and that the RMS ON voltage is always 1.92V<sub>PFAK</sub>/3.


For a 1/3 multiplexed LCD, the ratio of RMS ON to OFF voltages is fixed at 1.92, achieving adequate display contrast with this ratio of applied RMS voltage makes some demands on the liquid crystal material used.



## FIGURE 6. DISPLAY SCHEMATIC







Voltage Contrast Ratio = 
$$\frac{V_{RMS}ON}{V_{RMS}OFF} = \frac{\sqrt{11}}{\sqrt{3}} = 1.92$$

## NOTES:

- 1.  $\phi$ 1,  $\phi$ 2,  $\phi$ 3, BP High with Respect to Segment.
- 2. \$\phi1', \$\phi2', \$\phi3', BP Low with Respect to Segment.
- 3. BP1 Active during \$1, and \$1'.
- 4. BP2 Active during φ2, and φ2'.
- 5. BP3 Active during \$\phi\_3\$, and \$\phi\_3'\$.

FIGURE 7. VOLTAGE WAVEFORMS ON SEGMENT g(VG)

Figure 8 shows the curve of contrast versus applied RMS voltage for a liquid crystal material tailored for  $V_{PEAK} = 3.1V$ , a typical value for  $^{1}/_{3}$  multiplexed displays in calculators. Note that the RMS OFF voltage  $V_{PEAK}/_{3} \approx 1V$  is just below the "threshold" voltage where contrast begins to increase. This places the RMS ON voltage at 2.1V, which provides about 85% contrast when viewed straight on.




FIGURE 8. CONTRAST vs APPLIED RMS VOLTAGE

All members of the ICM7231 and ICM7232 family use an internal resistor string of three equal value resistors to generate the voltages used to drive the display. One end of the string is connected on the chip to  $V_{DD}$  and the other end (user input) is available at pin 2 ( $V_{DISP}$ ) on each chip. This allows the display voltage input ( $V_{DISP}$ ) to be optimized for the particular liquid crystal material used. Remember that  $V_{PEAK} = V_{DD} - V_{DISP}$  and should be three times the threshold voltage of the liquid crystal material used. Also it is very important that pin 2 never be driven below  $V_{SS}$ . This can cause device latchup and destruction of the chip.

## **Temperature Effects and Temperature Compensation**

The performance of the LCD material is affected by temperature in two ways. The response time of the display to changes of applied RMS voltage gets longer as the display temperature drops. At very low temperatures (-20°C) some displays may take several seconds to change a new character after the new information appears at the outputs. However, for most applications above 0°C this will not be a problem with available multiplexed LCD materials, and for low-temperature applications, high-speed liquid crystal materials are available. At high temperature, the effect to consider deals with plastic materials used to make the polarizer.

Some polarizers become soft at high temperatures and permanently lose their polarizing ability, thereby seriously degrading display contrast. Some displays also use sealing materials unsuitable for high temperature use. Thus, when

specifying displays the following must be kept in mind: liquid crystal material, polarizer, and seal materials.

A more important effect of temperature is the variation of threshold voltage. For typical liquid crystal materials suitable for multiplexing, the peak voltage has a temperature coefficient of -7 to -14mV/ $^{\circ}$ C. This means that as temperature rises, the threshold voltage goes down. Assuming a fixed value for V<sub>P</sub> when the threshold voltage drops below V<sub>PEAK</sub>/3 OFF segments begin to be visible. Figure 9 shows the temperature dependence of peak voltage for the same liquid crystal material of Figure 8.




FIGURE 9. TEMPERATURE DEPENDENCE OF LC THRESHOLD

For applications where the display temperature does not vary widely,  $V_{PEAK}$  may be set at a fixed voltage chosen to make the RMS OFF voltage,  $V_{PEAK}/3$ , just below the threshold voltage at the highest temperature expected. This will prevent OFF segments turning ON at high temperature (this at the cost of reduced contrast for ON segments at low temperatures).

For applications where the display temperature may vary to wider extremes, the display voltage V<sub>DISP</sub> (and thus V<sub>PEAK</sub>) may require temperature compensation to maintain sufficient contrast without OFF segments becoming visible.

## **Display Voltage and Temperature Compensation**

These circuits allow control of the display peak voltage by bringing the bottom of the voltage divider resistor string out at pin 2. The simplest means for generating a display voltage suitable to a particular display is to connect a potentiometer from pin 2 to  $V_{SS}$  as shown in Figure 10. A potentiometer with a maximum value of  $200 k\Omega$  should give sufficient range of adjustment to suit most displays. This method for generating display voltage should be used only in applications where the temperature of the chip and display won't vary more than  $\pm 5^{o} C \ (\pm 9^{o} F)$ , as the resistors on the chip have a positive temperature coefficient, which will tend to increase the display peak voltage with an increase in temperature. The display voltage also depends on the power supply voltage, leading to tighter tolerances for wider temperature ranges.




FIGURE 10. SIMPLE DISPLAY VOLTAGE ADJUSTMENT

Figure 11A shows another method of setting up a display voltage using five silicon diodes in series. These diodes, 1N914 or equivalent, will each have a forward drop of approximately 0.65V, with approximately 20µA flowing through them at room temperature. Thus, 5 diodes will give 3.25V, suitable for a 3V display using the material properties shown in Figures 4 and 5. For higher voltage displays, more diodes may be added. This circuit provides reasonable temperature compensation, as each diode has a negative temperature coefficient of -2mV/°C; five in series gives -10mV/°C, not far from optimum for the material described.

The disadvantage of the diodes in series is that only integral multiples of the diode voltage can be achieved. The diode voltage multiplier circuit shown in Figure 11B allows fine-tuning the display voltage by means of the potentiometer; it likewise provides temperature compensation since the temperature coefficient of the transistor base-emitter junction (about -2mV/ $^{\circ}$ C) is also multipled. The transistor should have a beta of at least 100 with a collector current of 10 $\mu$ A. The inexpensive 2N2222 shown in the figure is a suitable device.




FIGURE 11A. STRING OF DIODES




FIGURE TIB. TRANSISTOR-WOLTIFLIER

FIGURE 11. DIODE-BASED TEMPERATURE COMPENSATION

For battery operation, where the display voltage is generally the same as the battery voltage (usually 3 - 4.5V), the chip may be operated at the display voltage, with  $V_{DISP}$  connected to  $V_{SS}$ . The inputs of the chip are designed such that they may be driven above  $V_{DD}$  without damaging the chip. This allows, for example, the chip and display to operate at a regulated 3V, and a microprocessor driving its inputs to operate with a less well controlled 5V supply. (The inputs should not be driven more than 6.5V above GND under any circumstances.) This also allows temperature compensation with the ICL7663S, as shown in Figure 12. This circuit allows independent adjustment of both voltage and temperature compensation.




FIGURE 12. FLEXIBLE TEMPERATURE COMPENSATION

## **Description Of Operation**

## Parallel Input Of Data And Address (ICM7231)

The parallel input structure of the ICM7231 device is organized to allow simple, direct interfacing to all microprocessors, (see the Functional Block Diagram). In the ICM7231, address and data bits are written into the input latches on the rising edge of the Chip Select input.

The rising edge of the Chip Select also triggers an on-chip pulse which enables the address decoder and latches the decoded data into the addressed digit/character outputs. The timing requirements for the parallel input device are shown in Figure 1, with the values for setup, hold, and pulse width times shown in the AC Specifications section. Note that there is a minimum time between Chip Select pulses; this is to allow sufficient time for the on-chip enable pulse to decay, and ensures that new data doesn't appear at the decoder inputs before the decoded data is written to the outputs.

## Serial Input Of Data And Address (ICM7232)

The ICM3232 trades six pins used as data inputs on the ICM7231 for six more segment lines, allowing two more 9-segment digits. This is done at the cost of ease in interfacing, and requires that data and address information be entered serially. Refer to Functional Block Diagram and timing diagrams, Figures 2 and 3. The interface consists of four pins: DATA Input, DATA CLOCK Input, WRITE Input and DATA ACCEPTED Output. The data present at the DATA Input is clocked into a shift register on the rising edge of the

DATA CLOCK Input signal, and when the correct number of bits has been shifted into the shift register (8 in the ICM7232), the DATA ACCEPTED Output goes low. Following this, a low-going pulse at the WRITE input will trigger the chip to decode the data and store it in the output latches of the addressed digit/character. After the data is latched at the outputs, the shift register and the control logic are reset, returning the DATA ACCEPTED Output high. After this occurs, a pulse at the WRITE input will not change the outputs, but will reset the control logic and shift register, assuring that each data bit will be entered into the correct position in the shift register depending on subsequent DATA CLOCK inputs.

The shift register and control logic will also be reset if too many DATA CLOCK INPUT edges are received; this prevents incorrect data from being decoded. In the ICM7232, the eleventh clock resets the shift register and control logic.

The recommended procedure for entering data is shown in the serial input timing diagram, Figure 2. First, when DATA ACCEPTED is high, send a WRITE pulse. This resets the shift register and control logic and initializes the chip for the data input sequence. Next clock in the appropriate number of correct data and address bits. The DATA ACCEPTED Output may be monitored if desired, to determine when the chip is ready to output the decoded data. When the correct number of bits has been entered, and the DATA ACCEPTED Output is low, a pulse at WRITE will cause the data to be decoded and stored in the latches of the addressed digit/character. The shift register and control logic are reset, causing DATA ACCEPTED to return high, and leaving the chip ready to accept data for the next digit/character.

Note that for the ICM7232 the eleventh clock resets the shift register and control logic, but the DATA ACCEPTED Output goes low after the eighth clock. This allows the user to abbreviate the data to eight bits, which will write the correct character to the 7-segment display, but will leave the annunciators off, as shown in Figure 3.

If only AN2 is to be turned on, nine bits are clocked in; if AN1 is to be turned on, all ten bits are used.

The DATA ACCEPTED Output will drive one low-power Schottky TTL input, and has equal current drive capability pulling high or low.

Note that in the serial Input devices, it is possible to address digits/characters which don't exist. As shown in Table 2 when an incorrect address is applied together with a  $\overline{\text{WRITE}}$  pulse, none of the outputs will be changed.

## **Display Fonts and Output Codes**

The standard versions of the ICM7231 and ICM7232 chips are programmed to drive a 7-segment display plus two annunciators per digit. See Table 3 for annunciator input controls.

The "A" and "B" suffix chips place both annunciators on BP3. The display connections for one digit of this display are shown in Figure 13. The "A" devices decode the input data into a hexadecimal 7-segment output, while the "B" devices supply Code B outputs (see Table 1).

The "C" devices place the left hand annunciator on BP1 and the right hand annunciator (usually a decimal point) on BP3. (See Figure 14). The "C" devices provide only a "Code B" output for the 7 segments.

TABLE 1. BINARY DATA DECODING ICM7231 AND ICM7232


	CODE	INPUT			OUTPUT
BD3	BD2	BD1	BD0	HEX	CODE B
0	0	0	0		
0	0	0	1		1
0	0	1	0		
0	0	1	1	Μ,	
0	1	0	0	7)-	4
0	1	0	1		5
0	1	1	0		5
0	1	1	1	) <b>~</b> ~	7
1	0	0	0		
1	0	0	1		
1	0	1	0		-
1	0	1	1	-1]	
1	1	0	0	7	<i>H</i>
1	1	0	1		1
1	1	1	0		
1	1	1	1	F	BLANK

TABLE 2. ADDRESS DECODING (ICM7231 AND ICM7232)

	DISPLAY OUTPUT			
ICM7232 ONLY A3	A2	A1	A0	DIGIT SELECTED
0	0	0	0	D1
0	0	0	1	D2
0	0	1	0	D3
0	0	1	1	D4
0	1	0	0	D5
0	1	0	1	D6
0	1	1	0	D7
0	1	1	1	D8
1	0	0	0	D9
1	0	0	1	D10
1	0	1	0	NONE
1	0	1	1	NONE
1	1	0	0	NONE
1	1	0	1	NONE
1	1	1	0	NONE
1	1	1	1	NONE

**TABLE 3. ANNUNCIATOR DECODING** 

	DDE PUT	DISPLAY	OUTPUT
AN2	AN1	ICM7231A AND ICM7231B ICM7232A AND ICM7232B BOTH ANNUNCIATORS ON BP3	ICM7231C ICM7232C an2 ANNUNCIATOR BP1 an1 ANNUNCIATOR BP3
0	0		
0	1		
1	0	<b>3.</b>	
1	1	. <del>[</del> ].	Ħ.








FIGURE 13. ICM7231 AND ICM7232 DISPLAY FONTS ("A" AND "B" SUFFIX VERSIONS



SEGMENT LINE CONNECTIONS



NOTE:

1. Annunciators can be: STOP, GO, , \( \) -arrows that point to information printed around the display opening etc., whatever the designer display opening etc., whatever the designer chooses to incorporate in the liquid crystal display.

## FIGURE 14. ICM7231 DISPLAY FONTS ("C" SUFFIX VERSIONS)

## **Compatible Displays**

Compatible displays are manufactured by: G.E. Displays Inc., Beechwood, Ohio (216) 831-8100 (#356E3R99HJ)

Epson America Inc., Torrance CA (Model Numbers LDB726/7/8).


Seiko Instruments USA Inc., Torrance CA (Custom Displays)

Crystaloid, Hudson, OH

## **Typical Applications** TEST FREQ. RATIO FREQUENCY UNIT 8. 8. 8. 8. 8. 8. 8. *8.* OVER RANGE 27 ICM7231CF BD0 - 3 CS AN2 AN1 A0 A1 A2 BCD DP **INPUT A** ICM7226A FUNCTION INPUT B +5V **RANGE** D1 - D8 Q0 Q1 Q2 E1 10K **≨** CD4532 GS D0 - D7

NOTE: The annunciators show function and the decimal points indicate the range of the current operation. the system can be efficiently battery operated.

FIGURE 15. 10MHz FREQUENCY/PERIOD POINTER WITH LCD DISPLAY



Intersil products are sold by descrip notice. Accordingly, the reader is ca and reliable. However, no responsib may result from its use. No license is	ption only. Intersil Corporation reserves the right autioned to verify that data sheets are current befaility is assumed by Intersil or its subsidiaries for its is granted by implication or otherwise under any painformation regarding Intersil Corporation and its p	ed and tested under <b>ISO9000</b> quality system to make changes in circuit design and/or specification placing orders. Information furnished by Intersil is a use; nor for any infringements of patents or other right atent or patent rights of Intersil or its subsidiaries.  roducts, see web site http://www.intersil.com	ons at any time witho believed to be accura
Intersil products are sold by descrip notice. Accordingly, the reader is ca and reliable. However, no responsib may result from its use. No license is	ption only. Intersil Corporation reserves the right autioned to verify that data sheets are current bef vility is assumed by Intersil or its subsidiaries for its is granted by implication or otherwise under any p	t to make changes in circuit design and/or specificati fore placing orders. Information furnished by Intersil is s use; nor for any infringements of patents or other rigi atent or patent rights of Intersil or its subsidiaries.	ons at any time witho believed to be accura

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: (407) 724-7000

FAX: (407) 724-7000 FAX: (407) 724-7240 Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China

TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029