ICS84330CI

720MHz, Low Jitter, Crystal-to-LVPECL Frequency Synthesizer

DATA SHEET


General Description

The ICS84330CI is a general purpose, single output high frequency synthesizer. The VCO operates at a frequency range of 250MHz to 720MHz. The VCO and output frequency can be programmed using the serial or parallel interfaces to the configuration logic. The output can be configured to divide the VCO frequency by 1, 2, 4, and 8. Output frequency steps as small as 250kHz to 2MHz can be achieved using a 16MHz crystal depending on the output divider settings.


Features

- Fully integrated PLL, no external loop filter requirements
- One differential 3.3V LVPECL output
- Crystal oscillator interface: 10MHz to 25MHz
- Output frequency range: 31.25MHz to 720MHz
- VCO range: 250MHz to 720MHz
- Parallel or serial interface for programming M and N dividers during power-up
- RMS period jitter: 6ps (maximum)
- Cycle-to-cycle jitter: 40ps (maximum)
- 3.3V supply voltage
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS5) and lead-free (RoHS 6) packages

Pin Assignments



Block Diagram





Functional Description

NOTE: The functional description that follows describes operation using a 16MHz crystal. Valid PLL loop divider values for different crystal or input frequencies are defined in the Input Frequency Characteristics, Table 6, NOTE 1.

The ICS84330CI features a fully integrated PLL and therefore requires no external components for setting the loop bandwidth. A quartz crystal is used as the input to the on-chip oscillator. The output of the oscillator is divided by 16 prior to the phase detector. With a 16MHz crystal, this provides a 1MHz reference frequency. The VCO of the PLL operates over a range of 250MHz to 720MHz. The output of the M divider is also applied to the phase detector.

The phase detector and the M divider force the VCO output frequency to be 2M times the reference frequency by adjusting the VCO control voltage. Note that for some values of M (either too high or too low), the PLL will not achieve lock. The output of the VCO is scaled by a divider prior to being sent to each of the LVPECL output buffers. The divider provides a 50% output duty cycle.

The programmable features of the ICS84330CI support two input modes to program the M divider and N output divider. The two input operational modes are parallel and serial. *Figure 1* shows the timing diagram for each mode. In parallel mode the nP_LOAD input is LOW. The data on inputs M0 through M8 and N0 through N1 is passed directly to the M divider and N output divider. On the LOW-to-HIGH

transition of the nP_LOAD input, the data is latched and the M divider remains loaded until the next LOW transition on nP_LOAD or until a serial event occurs. The TEST output is Mode 000 (shift register out) when operating in the parallel input mode. The relationship between the VCO frequency, the crystal frequency and the M divider is defined as follows:

The M value and the required values of M0 through M8 are shown in Table 3B, Programmable VCO Frequency Function Table. Valid M values for which the PLL will achieve lock are defined as $125 \le M \le 360$. The frequency out is defined as follows: fout = fVCO = fXTAL x 2M

$$ut = \frac{fVCO}{N} = \frac{fXTAL}{16} \times \frac{2M}{N}$$

Serial operation occurs when nP_LOAD is HIGH and S_LOAD is LOW. The shift register is loaded by sampling the S_DATA bits with the rising edge of S_CLOCK. The contents of the shift register are loaded into the M divider when S_LOAD transitions from LOW-to-HIGH. The M divide and N output divide values are latched on the HIGH-to-LOW transition of S_LOAD. If S_LOAD is held HIGH, data at the S_DATA input is passed directly to the M divider on each rising edge of S_CLOCK. The serial mode can be used to program the M and N bits and test bits T2:T0. The internal registers T2:T0 determine the state of the TEST output as follows in the table below:

| T2 | T1 | Т0 | TEST Output | f _{OUT} |
|----|----|----|---|---------------------|
| 0 | 0 | 0 | Shift Register Out | fout |
| 0 | 0 | 1 | HIGH | f _{OUT} |
| 0 | 1 | 0 | PLL Reference XTAL ÷16 | f _{OUT} |
| 0 | 1 | 1 | (VCO ÷ M)/2 (non 50% Duty Cycle M Divider) | f _{OUT} |
| 1 | 0 | 0 | f _{OUT} , LVCMOS Output Frequency < 200MHz | f _{OUT} |
| 1 | 0 | 1 | LOW | f _{OUT} |
| 1 | 1 | 0 | (S_CLOCK ÷ M)/2 (non 50% Duty Cycle M Divider) | S_CLOCK ÷ N Divider |
| 1 | 1 | 1 | f _{OUT} ÷4 | f _{OUT} |




Table 1. Pin Descriptions

| Name | Ţ | уре | Description |
|--|--------|----------|---|
| V _{CCA} | Power | | Analog supply pin. |
| XTAL1, XTAL2 | | | Crystal oscillator interface. XTAL1 is an oscillator input, XTAL2 is an oscillator output. |
| XTAL_SEL | Input | Pullup | Selects between the crystal oscillator or FREF_EXT inputs as the PLL reference source. Selects XTAL inputs when HIGH. Selects FREF_EXT when LOW. LVCMOS / LVTTL interface levels. |
| OE | Input | Pullup | Output enable. LVCMOS / LVTTL interface levels. |
| nP_LOAD | Input | Pullup | Parallel load input. Determines when data present at M8:M0 is loaded into M divider, and when data present at N1:N0 sets the N output divide value. LVCMOS / LVTTL interface levels. |
| M0, M1, M2 M3, M4, M5 M6, M7, M8 | Input | Pullup | M divider inputs. Data latched on LOW-to-HIGH transition of nP_LOAD input. LVCMOS / LVTTL interface levels. |
| N0, N1 | Input | Pullup | Determines N output divider value as defined in Table 3C Function Table. LVCMOS / LVTTL interface levels. |
| V _{EE} | Power | | Negative supply pins. |
| TEST | Output | | Test output which is used in the serial mode of operation. Single-ended LVPECL interface levels. |
| V _{CC} | Power | | Core supply pins. |
| nFOUT, FOUT | Output | | Differential output for the synthesizer. 3.3V LVPECL interface levels. |
| nc | Unused | | No connect. |
| FREF_EXT | Input | Pulldown | PLL reference input. LVCMOS / LVTTL interface levels. |
| S_CLOCK | Input | Pulldown | Clocks the serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels. |
| S_DATA | Input | Pulldown | Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels. |
| S_LOAD | Input | Pulldown | Controls transition of data from shift register into the M divider. LVCMOS / LVTTL interface levels. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------|-----------------|---------|---------|---------|-------|
| C _{IN} | Input Capacitance | | | 4 | | pF |
| R _{PULLUP} | Input Pullup Resistor | | | 51 | | kΩ |
| R _{PULLDOWN} | Input Pulldown Resistor | | | 51 | | kΩ |

Function Tables

Table 3A. Parallel and Serial Mode Function Table

| | | | Inputs | | | |
|------------|------|------|--------------|------------|--------|---|
| nP_LOAD | М | N | S_LOAD | S_CLOCK | S_DATA | Conditions |
| Х | Х | Х | Х | Х | Х | Reset. M and N bits are all set HIGH. |
| L | Data | Data | Х | х | Х | Data on M and N inputs passed directly to the M divider and N output divider. TEST mode 000. |
| \uparrow | Data | Data | L | х | Х | Data is latched into input registers and remains loaded until next LOW transition or until a serial event occurs. |
| н | Х | Х | L | ↑ (| Data | Serial input mode. Shift register is loaded with data on S_DATA on each rising edge of S_CLOCK. |
| н | Х | Х | ¢ | L | Data | Contents of the shift register are passed to the M divider and N output divider. |
| Н | Х | Х | \downarrow | L | Data | M divider and N output divider values are latched. |
| Н | Х | Х | L | Х | Х | Parallel or serial input do not affect shift registers. |
| Н | Х | Х | Н | \uparrow | Data | S_DATA passed directly to M divider as it is clocked. |

NOTE: L = LOW

H = HIGH

X = Don't care

 \uparrow = Rising edge transition

 \downarrow = Falling edge transition

Table 3B. Programmable VCO Frequency Function Table

| VCO Frequency | | 256 | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 |
|---------------|----------|-----|-----|----|----|----|----|----|----|----|
| (MHz) | M Divide | M8 | M7 | M6 | M5 | M4 | M3 | M2 | M1 | MO |
| 250 | 125 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 252 | 126 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 254 | 127 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 256 | 128 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| • | • | • | • | • | • | • | • | • | • | • |
| • | • | • | • | • | • | • | • | • | • | • |
| 718 | 359 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| 720 | 360 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |

NOTE 1: These M divide values and the resulting frequencies correspond to a crystal frequency of 16MHz.

Table 3C. Programmable Output DividerFunction Table

| Inp | outs | | Output Frequency (MHz) | | |
|-----|------|-----------------|------------------------|---------|--|
| N1 | NO | N Divider Value | Minimum | Maximum | |
| 0 | 0 | 2 | 125 | 360 | |
| 0 | 1 | 4 | 62.5 | 180 | |
| 1 | 0 | 8 | 31.25 | 90 | |
| 1 | 1 | 1 | 250 | 720 | |

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
|--|--|
| Supply Voltage, V _{CC} | 4.6V |
| Inputs, V _I | -0.5V to V _{CC} + 0.5V |
| Outputs, I _O Continuous Current Surge Current | 50mA 100mA |
| Package Thermal Impedance, θ _{JA} 28 Lead PLCC 32 Lead LQFP | 37.8°C/W (0 lfpm) 47.9°C/W (0 lfpm) |
| Storage Temperature, T _{STG} | -65°C to 150°C |

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------|-----------------|---------|---------|---------|-------|
| V _{CC} | Core Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V _{CCA} | Analog Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| I _{CC} | Power Supply Current | | | | 160 | mA |
| I _{CCA} | Analog Supply Current | | | | 17 | mA |

Table 4B. LVCMOS/LVTTL DC Characteristics, V_{CC} = 3.3V±5%, V_{EE} = 0V, T_A = -40°C to 85°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|------------------|---|--|---------|---------|-----------------------|-------|
| V _{IH} | Input High Volta | ige | | 2 | | V _{CC} + 0.3 | V |
| V _{IL} | Input Low Volta | ge | | -0.3 | | 0.8 | V |
| 1 | Input | M0-M8, N0, N1, OE, nP_LOAD, XTAL_SEL | $V_{CC} = V_{IN} = 3.465 V$ | | | 5 | μA |
| ΙΗ | | S_LOAD, S_CLOCK FREF_EXT, S_DATA | $V_{CC} = V_{IN} = 3.465V$ | | | 150 | μA |
| - | Input | M0-M8, N0, n1, OE, nP_LOAD, XTAL_SEL | V _{CC} = 3.465V, V _{IN} = 0V | -150 | | | μΑ |
| ΊL | Low Current | S_LOAD, S_CLOCK FREF_EXT, S_DATA | V _{CC} = 3.465V, V _{IN} = 0V | -5 | | | μΑ |

Table 4C. LVPECL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|--------------------|-----------------------------------|-----------------|-----------------------|---------|-----------------------|-------|
| V _{OH} | Output High Voltage; NOTE 1 | | V _{CC} - 1.4 | | V _{CC} - 0.9 | V |
| V _{OL} | Output Low Voltage; NOTE 1 | | V _{CC} - 2.0 | | V _{CC} - 1.7 | V |
| V _{SWING} | Peak-to-Peak Output Voltage Swing | | 0.6 | | 1.0 | V |

NOTE 1: Outputs terminated with 50 Ω to V_CC -2V.

Table 5. Crystal Characteristics

| Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------------------------|-----------------|---------|------------|---------|-------|
| Mode of Oscillation | | | Fundamenta | I | |
| Frequency | | 10 | | 25 | MHz |
| Equivalent Series Resistance (ESR) | | | | 50 | Ω |
| Shunt Capacitance | | | | 7 | pF |

Table 6. Input Frequency Characteristics, $V_{CC} = 3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|-----------------|------------------|-----------------|---------|---------|---------|-------|
| | | XTAL; NOTE 1 | | 10 | | 25 | MHz |
| f _{IN} | Input Frequency | S_CLOCK | | | | 50 | MHz |
| | | FREF_EXT; NOTE 2 | | 10 | | | MHz |

NOTE 1: For the crystal frequency range, the M value must be set to achieve the minimum or maximum VCO frequency range of 250MHz to 720MHz. Using the minimum input frequency of 10MHz, valid values of M are $200 \le M \le 511$. Using the maximum input frequency of 25MHz, valid values of M are $80 \le M \le 230$.

NOTE 2: Maximum frequency on FREF_EXT is dependent on the internal M counter limitations. See Application Information Section for recommendations on optimizing the performance using the FREF_EXT input.

AC Electrical Characteristics

Table 7. AC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|----------------------------------|-----------------------|----------------------------------|---------|---------|---------|-------|
| fout | Output Frequency | | | | | 720 | MHz |
| <i>t</i> jit(per) | Period Jitter, RMS; NOTE 1.2 | | | | | 6 | ps |
| | | $fOUT \geq 43.75 MHz$ | | | 40 | ps | |
| <i>t</i> jit(cc) | Cycle-to-Cycle Jitter; NOTE 1, 2 | | fOUT < 43.75MHz | | | 50 | ps |
| t _R / t _F | Output Rise/Fall Time | | Output Rise/Fall Time 20% to 80% | 200 | | 600 | ps |
| t _S | Setup Time | S_DATA to S_CLOCK | | 20 | | | ns |
| | | S_CLOCK to S_LOAD | | 20 | | | ns |
| | | M, N to nP_LOAD | | 20 | | | ns |
| + | Hold Time | S_DATA to S_CLOCK | | 20 | | | ns |
| t _H | | M, N to nP_LOAD | | 20 | | | ns |
| tL | PLL Lock Time | | | | | 10 | ms |
| odc | Output Duty Cycle | | | 45 | | 55 | % |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


See Parameter Measurement Information section.

NOTE: Characterized using 16MHz XTAL.


NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 2: See Applications section.

Parameter Measurement Information




3.3/3.3V LVPECL Output Load AC Test Circuit






Period Jitter



Output Duty Cycle/Pulse Width/Period

Cycle-to-Cycle Jitter



Output Rise/Fall Time

Applications Information

Power Supply Filtering Technique

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS84330Cl provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{CC} and V_{CCA} should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. *Figure 2* illustrates this for a generic V_{CC} pin and also shows that V_{CCA} requires that an additional 10 Ω resistor along with a 10µF bypass capacitor be connected to the V_{CCA} pin.




Figure 2. Power Supply Filtering

Recommendations for Unused Input and Output Pins

Inputs:

LVCMOS Control Pins

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

Outputs:

TEST Output

The unused TEST output can be left floating. There should be no trace attached.

LVPECL Outputs

The unused LVPECL output pair can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.




Figure 3. Cycle-to-Cycle Jitter vs. fOUT (using a 16MHz crystal)

Overdriving the XTAL Interface

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 4A*. The XTAL_OUT pin can be left floating. The maximum amplitude of the input signal should not exceed 2V and the input edge rate can be as slow as 10ns. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition,

matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50 Ω applications, R1 and R2 can be 100 Ω . This can also be accomplished by removing R1 and making R2 50 Ω . By overdriving the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.




Figure 4A. General Diagram for LVCMOS Driver to XTAL Input Interface




Figure 4B. General Diagram for LVPECL Driver to XTAL Input Interface

Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω




Figure 5A. 3.3V LVPECL Output Termination

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 5A and 5B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 5B. 3.3V LVPECL Output Termination

Layout Guideline

The schematic of the ICS84330CI layout example used in this layout guideline is shown in *Figure 6A*. The ICS84330CI recommended PCB board layout for this example is shown in *Figure 6B*. This layout example is used as a general guideline. The layout in the actual

system will depend on the selected component types, the density of the components, the density of the traces, and the stack up of the P.C. board.




Figure 6A. ICS84330CI Schematic of Recommended Layout

The following component footprints are used in this layout example:

All the resistors and capacitors are size 0603.

Power and Grounding

Place the decoupling capacitors C3 and C4, as close as possible to the power pins. If space allows, placement of the decoupling capacitor on the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin caused by the via.

Maximize the power and ground pad sizes and number of vias capacitors. This can reduce the inductance between the power and ground planes and the component power and ground pins.

The RC filter consisting of R7, C11, and C16 should be placed as close to the V_{CCA} pin as possible.

Clock Traces and Termination

Poor signal integrity can degrade the system performance or cause system failure. In synchronous high-speed digital systems, the clock signal is less tolerant to poor signal integrity than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The shape of the trace and the trace delay might be restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces. - The differential 50 $\!\Omega$ output traces should have the same length.

• Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.

- Keep the clock traces on the same layer. Whenever possible, avoid placing vias on the clock traces. Placement of vias on the traces can affect the trace characteristic impedance and hence degrade signal integrity.
- To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow a separation of at least three trace widths between the differential clock trace and the other signal trace.
- Make sure no other signal traces are routed between the clock trace pair.
- The matching termination resistors should be located as close to the receiver input pins as possible.

Crystal

The crystal X1 should be located as close as possible to the pins 4 (XTAL1) and 5 (XTAL2). The trace length between the X1 and U1 should be kept to a minimum to avoid unwanted parasitic inductance and capacitance. Other signal traces should not be routed near the crystal traces.




Figure 6B. ICS84330CI PCB Board Layout for ICS84330CI

Power Considerations

This section provides information on power dissipation and junction temperature for the ICS84330CI. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS84330Cl is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 17mA = 58.9mW
- Power (outputs)_{MAX} = 30mW/Loaded Output Pair

Total Power_MAX (3.465V, with all outputs switching) = 58.9mW + 30mW = **88.9mW**

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 31.1°C/W per Table 8A below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 85° C + 0.89W * 31.1°C/W = 112.7°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 8A. Thermal Resistance θ_{JA} for 28 Lead PLCC, Forced Convection

| $	heta_{JA}$ by Velocity | | | | |
|---|----------|----------|----------|--|
| Linear Feet per Minute | 0 | 200 | 500 | |
| Multi-Layer PCB, JEDEC Standard Test Boards | 37.8°C/W | 31.1°C/W | 28.3°C/W | |

Table 8B. Thermal Resistance θ_{JA} for 32 Lead LQFP, Forced Convection

| θ _{JA} by Velocity | | | | | |
|--|----------|----------|----------|--|--|
| Linear Feet per Minute0200500 | | | | | |
| Single-Layer PCB, JEDEC Standard Test Boards | 67.8°C/W | 55.9°C/W | 50.1°C/W | | |
| Multi-Layer PCB, JEDEC Standard Test Boards | 47.9°C/W | 42.1°C/W | 39.4°C/W | | |
| NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs. | | | | | |

3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 7.




Figure 7. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50 Ω load, and a termination voltage of V_{CC} - 2V.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{CC_MAX} 0.9V$ ($V_{CC_MAX} - V_{OH_MAX}$) = 0.9V
- For logic low, $V_{OUT} = V_{OL_MAX} = V_{CC_MAX} 1.7V$ ($V_{CC_MAX} - V_{OL_MAX}$) = 1.7V

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

 $\begin{array}{l} \mathsf{Pd}_{-}\mathsf{H} = [(\mathsf{V}_{\mathsf{OH}_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}) = [(2\mathsf{V} - 0.9\mathsf{V})/50\Omega] * 0.9\mathsf{V} = \mathbf{19.8}\mathsf{mW} \end{array}$

 $\mathsf{Pd}_{L} = [(\mathsf{V}_{\mathsf{OL}_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{L}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}_\mathsf{MAX}}))/\mathsf{R}_{L}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}_\mathsf{MAX}}) = [(2\mathsf{V} - 1.7\mathsf{V})/50\Omega] * 1.7\mathsf{V} = \mathbf{10.2}\mathsf{mW}$

Total Power Dissipation per output pair = Pd_H + Pd_L = **30mW**

Reliability Information

Table 9A. θ_{JA} vs. Air Flow Table for a 28 Lead PLCC

| θ_{JA} vs. Air Flow | | | | |
|---|----------|----------|----------|--|
| Linear Feet per Minute | 0 | 200 | 500 | |
| Multi-Layer PCB, JEDEC Standard Test Boards | 37.8°C/W | 31.1°C/W | 28.3°C/W | |

Table 9B. θ_{JA} vs. Air Flow Table for a 32 Lead LQFP

| θ_{JA} vs. Air Flow | | | | | |
|--|----------|----------|----------|--|--|
| Linear Feet per Minute | 0 | 200 | 500 | | |
| Single-Layer PCB, JEDEC Standard Test Boards | 67.8°C/W | 55.9°C/W | 50.1°C/W | | |
| Multi-Layer PCB, JEDEC Standard Test Boards | 47.9°C/W | 42.1°C/W | 39.4°C/W | | |
| NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs. | | | | | |

Transistor Count

The transistor count for ICS84330CI is: 4498

Package Outline and Package Dimensions

Package Outline - V Suffix for 28 Lead PLCC




Table 10A. Package Dimensions for 28 Lead PLCC

| JEDEC Variation All Dimensions in Millimeters | | | | | |
|--|---------|---------|--|--|--|
| Symbol | Minimum | Maximum | | | |
| N | 2 | 28 | | | |
| Α | 4.19 | 4.57 | | | |
| A1 | 2.29 | 3.05 | | | |
| A2 | 1.57 | 2.11 | | | |
| b | 0.33 | 0.53 | | | |
| С | 0.19 | 0.32 | | | |
| D/E | 12.32 | 12.57 | | | |
| D1/E1 | 11.43 | 11.58 | | | |
| D2/E2 | 5.21 | 5.46 | | | |

Reference Document: JEDEC Publication 95, MS-018

Package Outline - Y Suffix for 32 Lead LQFP




Table 10B. Package Dimensions for 32 Lead LQFP

| JEDEC Variation: BBA All Dimensions in Millimeters | | | | | |
|---|------------|------------|---------|--|--|
| Symbol | Minimum | Nominal | Maximum | | |
| Ν | | 32 | | | |
| Α | | | 1.60 | | |
| A1 | 0.05 | | 0.15 | | |
| A2 | 1.35 | 1.40 | 1.45 | | |
| b | 0.30 | 0.37 | 0.45 | | |
| С | 0.09 | | 0.20 | | |
| D & E | | 9.00 Basic | | | |
| D1 & E1 | 7.00 Basic | | | | |
| D2 & E2 | 5.60 Ref. | | | | |
| е | 0.80 Basic | | | | |
| L | 0.45 | 0.60 | 0.75 | | |
| θ | 0° | | 7° | | |
| CCC | | | 0.10 | | |

Reference Document: JEDEC Publication 95, MS-026

Ordering Information

Table 11. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
|-------------------|---------------|-------------------------|--------------------|---------------|
| 84330CVILF | ICS84330CVILF | Lead-Free, 28 Lead PLCC | Tube | -40°C to 85°C |
| 84330CVILFT | ICS84330CVILF | Lead-Free, 28 Lead PLCC | 500 Tape & Reel | -40°C to 85°C |
| 84330CYILF | ICS84330CYIL | Lead-Free, 32 Lead LQFP | Tube | -40°C to 85°C |
| 84330CYILFT | ICS84330CYIL | Lead-Free, 32 Lead LQFP | 1000 Tape & Reel | -40°C to 85°C |

NOTE: "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications, such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Revision History Sheet

| Rev | Table | Page | Description of Change | Date |
|-----|-------|------|--|-----------|
| А | | 1 | Features Section - corrected Output Frequency Range from 25MHz to 31.25MHz. | 12/7/04 |
| | | 8 | Added Recommendations for Unused Input and Output Pins. | |
| А | T10A | 17 | Package Dimension Table - D2/E2 changed the min. from 4.85 to 5.21 and the max. from 5.56 to 5.46. | 2/2/09 |
| | | | Converted datasheet format. | |
| А | T11 | 18 | Ordering Information - Added "Lead-Free" marking for the PLCC and LQFP packages. | 2/19/09 |
| • | T7 | 6 | AC Characteristics Table - due to datasheet format conversion, corrected cycle-to-cycle test conditions back to original conditions. | 4 /7 /4 4 |
| A | A | 9 | Updated Overdriving the XTAL Interface. | 1/7/11 |
| | | | Updated new Header/Footer format. | |
| А | T11 | 18 | Removed leaded orderables from Ordering Information table | 11/29/12 |

We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138

Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

Technical Support

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.