


**Diagonal 11mm (Type 2/3) CCD Image Sensor for EIA B/W Video Camera**

**Description**

The ICX062AL is an interline CCD solid-state image sensor suitable for EIA black-and-white video cameras with a diagonal 11mm (Type 2/3) system.

High sensitivity is achieved by adopting HAD (Hole-Accumulation Diode) sensors. The chip features a field period readout system and an electronic shutter with variable charge-storage time.




**Features**

- High resolution
- Low smear
- High sensitivity, low dark current
- Excellent antiblooming characteristics
- Continuous variable-speed shutter

**Device Structure**


- Image size: Diagonal 11mm (Type 2/3)
- Number of effective pixels: 980 (H) × 494 (V), approx. 480K pixels
- Total number of pixels: 1038 (H) × 504 (V), approx. 520K pixels
- Interline CCD image sensor
- Chip size: 10.75mm (H) × 8.7mm (V)
- Unit cell size: 9.3μm (H) × 13.6μm (V)
- Optical black:
  - Horizontal (H) direction; front 3 pixels, rear 55 pixels
  - Vertical (V) direction; front 8 pixels, rear 2 pixels
- Number of dummy bits:
  - Horizontal 25
  - Vertical 1 (even fields only)
- Substrate material: Silicon



**Optical black position**  
(Top View)

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram and Pin Configuration (Top View)



Pin Description

| Pin No. | Symbol                | Description                      | Pin No. | Symbol                | Description                           |
|---------|-----------------------|----------------------------------|---------|-----------------------|---------------------------------------|
| 1       | V $\phi$ <sub>4</sub> | Vertical register transfer clock | 11      | V <sub>OUT</sub>      | Signal output                         |
| 2       | V $\phi$ <sub>3</sub> | Vertical register transfer clock | 12      | V <sub>GG</sub>       | Output amplifier gate bias            |
| 3       | V $\phi$ <sub>2</sub> | Vertical register transfer clock | 13      | V <sub>SS</sub>       | Output amplifier source               |
| 4       | SUB                   | Substrate (overflow drain)       | 14      | GND                   | GND                                   |
| 5       | GND                   | GND                              | 15      | RD                    | Reset drain                           |
| 6       | V $\phi$ <sub>1</sub> | Vertical register transfer clock | 16      | RG                    | Reset gate clock                      |
| 7       | V <sub>L</sub>        | Protective transistor bias       | 17      | V <sub>L</sub>        | Protective transistor bias            |
| 8       | NC                    |                                  | 18      | H $\phi$ <sub>1</sub> | Horizontal register transfer clock    |
| 9       | NC                    |                                  | 19      | H $\phi$ <sub>2</sub> | Horizontal register transfer clock    |
| 10      | V <sub>DD</sub>       | Output amplifier drain power     | 20      | HIS                   | Horizontal register input source bias |

## Absolute Maximum Ratings

| Item                                                                                                                                                                                                             |                                                                                                                 | Ratings     | Unit | Remarks |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------|-------------|------|---------|
| Substrate voltage SUB – GND                                                                                                                                                                                      |                                                                                                                 | –0.3 to +55 | V    |         |
| Supply voltage                                                                                                                                                                                                   | HIS, V <sub>DD</sub> , RD, V <sub>OUT</sub> , V <sub>SS</sub> – GND                                             | –0.3 to +20 | V    |         |
|                                                                                                                                                                                                                  | HIS, V <sub>DD</sub> , RD, V <sub>OUT</sub> , V <sub>SS</sub> – SUB                                             | –55 to +10  | V    |         |
| Vertical, horizontal clock input voltage                                                                                                                                                                         | V <sub>φ1</sub> , V <sub>φ2</sub> , V <sub>φ3</sub> , V <sub>φ4</sub> , H <sub>φ1</sub> , H <sub>φ2</sub> – GND | –15 to +20  | V    |         |
|                                                                                                                                                                                                                  | V <sub>φ1</sub> , V <sub>φ2</sub> , V <sub>φ3</sub> , V <sub>φ4</sub> , H <sub>φ1</sub> , H <sub>φ2</sub> – SUB | –65 to +10  | V    |         |
| Voltage difference between vertical clock input pins                                                                                                                                                             |                                                                                                                 | to +15      | V    | *1      |
| Voltage difference between horizontal clock input pins                                                                                                                                                           |                                                                                                                 | to +17      | V    |         |
| H <sub>φ1</sub> , H <sub>φ2</sub> – V <sub>φ4</sub>                                                                                                                                                              |                                                                                                                 | –17 to +17  | V    |         |
| RG, V <sub>GG</sub> – GND                                                                                                                                                                                        |                                                                                                                 | –10 to +15  | V    |         |
| RG, V <sub>GG</sub> – SUB                                                                                                                                                                                        |                                                                                                                 | –55 to +10  | V    |         |
| V <sub>L</sub> – SUB                                                                                                                                                                                             |                                                                                                                 | –65 to +0.3 | V    |         |
| V <sub>φ1</sub> , V <sub>φ2</sub> , V <sub>φ3</sub> , V <sub>φ4</sub> , H <sub>φ1</sub> , H <sub>φ2</sub> , HIS, V <sub>DD</sub> , RD, V <sub>OUT</sub> , V <sub>SS</sub> , RG, V <sub>GG</sub> – V <sub>L</sub> |                                                                                                                 | –0.3 to +30 | V    |         |
| Storage temperature                                                                                                                                                                                              |                                                                                                                 | –30 to +80  | °C   |         |
| Operating temperature                                                                                                                                                                                            |                                                                                                                 | –10 to +60  | °C   |         |

\*1 +27V (max.) when clock width < 10μs and the clock duty factor < 0.1%.

## Bias Conditions

| Item                                         | Symbol            | Min.                        | Typ. | Max. | Unit | Remarks                            |
|----------------------------------------------|-------------------|-----------------------------|------|------|------|------------------------------------|
| Output amplifier drain voltage               | V <sub>DD</sub>   | 14.7                        | 15.0 | 15.3 | V    |                                    |
| Reset drain voltage                          | V <sub>RD</sub>   | 14.7                        | 15.0 | 15.3 | V    | V <sub>RD</sub> = V <sub>DD</sub>  |
| Output amplifier gate voltage                | V <sub>GG</sub>   | 1.6                         | 2.0  | 2.6  | V    |                                    |
| Output amplifier source                      | V <sub>SS</sub>   | Grounded with 390Ω resistor |      |      |      | ±5%                                |
| Substrate voltage adjustment range           | V <sub>SUB</sub>  | 9                           |      | 19   | V    | *1                                 |
| Substrate voltage adjustment accuracy        | ΔV <sub>SUB</sub> | –3                          |      | +3   | %    |                                    |
| Reset gate clock voltage adjustment range    | V <sub>RGL</sub>  | 0                           |      | 3.0  | V    | *1                                 |
| Reset gate clock voltage adjustment accuracy | ΔV <sub>RGL</sub> | –3                          |      | +3   | %    |                                    |
| Protective transistor bias                   | V <sub>L</sub>    | –13                         |      | –10  | V    | *2                                 |
| Horizontal register input source bias        | V <sub>HIS</sub>  | 14.7                        | 15.0 | 15.3 | V    | V <sub>HIS</sub> = V <sub>DD</sub> |

**DC Characteristics**

| Item                           | Symbol           | Min. | Typ. | Max. | Unit | Remarks |
|--------------------------------|------------------|------|------|------|------|---------|
| Output amplifier drain current | I <sub>DD</sub>  |      | 5    |      | mA   |         |
| Input current                  | I <sub>IN1</sub> |      |      | 1    | μA   | *3      |
| Input current                  | I <sub>IN2</sub> |      |      | 10   | μA   | *4      |

\*1 Indications of substrate voltage (V<sub>SUB</sub>) and reset gate clock voltage (V<sub>RGL</sub>) setting value

The setting value of the substrate voltage and reset gate clock voltage are indicated on the back of the image sensor by a special code. Adjust the substrate voltage (V<sub>SUB</sub>) and reset gate clock voltage (V<sub>RGL</sub>) to the indicated voltage. The adjustment accuracy is ±3%.

V<sub>SUB</sub> code – one character indication      □   □

V<sub>RGL</sub> code – one character indication      ↑   ↑

V<sub>RGL</sub> code      V<sub>SUB</sub> code

"Code" and optimal setting correspond to each other as follows.

|                       |   |     |     |     |     |     |     |
|-----------------------|---|-----|-----|-----|-----|-----|-----|
| V <sub>RGL</sub> code | 1 | 2   | 3   | 4   | 5   | 6   | 7   |
| Optimal setting       | 0 | 0.5 | 1.0 | 1.5 | 2.0 | 2.5 | 3.0 |

|                       |     |     |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
|-----------------------|-----|-----|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| V <sub>SUB</sub> code | D   | E   | f    | G    | h    | J    | K    | L    | m    | N    | P    | Q    | R    | S    | T    | U    | V    | W    | X    | Y    | Z    |
| Optimal setting       | 9.0 | 9.5 | 10.0 | 10.5 | 11.0 | 11.5 | 12.0 | 12.5 | 13.0 | 13.5 | 14.0 | 14.5 | 15.0 | 15.5 | 16.0 | 16.5 | 17.0 | 17.5 | 18.0 | 18.5 | 19.0 |

<Example> "5K" → V<sub>RGL</sub> = 2.0V

V<sub>SUB</sub> = 12.0V

\*2 This must not exceed the V<sub>L</sub> voltage of the vertical clock waveform.

- \*3 1) Current to each pin when 20V is applied to V<sub>DD</sub>, RD, V<sub>OUT</sub>, V<sub>SS</sub>, HIS, and SUB pins, while pins that are not tested are grounded.
- 2) Current to each pin when 20V is applied sequentially to V<sub>φ1</sub>, V<sub>φ2</sub>, V<sub>φ3</sub>, V<sub>φ4</sub>, H<sub>φ1</sub>, and H<sub>φ2</sub> pins, while pins that are not tested are grounded. However, 20V is applied to SUB pin.
- 3) Current to each pin when 15V is applied sequentially to RG and V<sub>GG</sub> pins, while pins that are not tested are grounded. However, 15V is applied to SUB pin.
- 4) Current to V<sub>L</sub> pin when 30V is applied to all pins except the pin being tested and when V<sub>L</sub> pin is grounded. However, GND and SUB pins are left open.

\*4 Current to SUB pin when 55V is applied to SUB pin, while pins that are not tested are grounded.

## Clock Voltage Conditions

| Item                              | Symbol                               | Min. | Typ. | Max. | Unit | Waveform diagram | Remarks                                                |
|-----------------------------------|--------------------------------------|------|------|------|------|------------------|--------------------------------------------------------|
| Readout clock voltage             | $V_{VT}$                             | 14.5 | 15.0 | 15.5 | V    | 1                |                                                        |
| Vertical transfer clock voltage   | $V_{VH1}, V_{VH2}, V_{VH3}, V_{VH4}$ | -0.6 |      | 0    | V    | 2                | $V_{VH} = (V_{VH1} + V_{VH2})/2$                       |
|                                   | $V_{VL1}, V_{VL2}, V_{VL3}, V_{VL4}$ |      | -9.6 |      | V    | 2                | $V_{VL} = (V_{VL3} + V_{VL4})/2$                       |
|                                   | $V_{\phi V}$                         | 8.9  |      |      | V    | 2                | $V_{\phi V} = V_{VHn} - V_{VLn} (n = 1 \text{ to } 4)$ |
|                                   | $ V_{VH1} - V_{VH2} $                |      |      | 0.2  | V    | 2                |                                                        |
|                                   | $V_{VH3} - V_{VH}$                   | -0.5 |      | 0    | V    | 2                |                                                        |
|                                   | $V_{VH4} - V_{VH}$                   | -0.5 |      | 0    | V    | 2                |                                                        |
|                                   | $V_{VHH}$                            |      |      | 0.8  | V    | 2                | High-level coupling                                    |
|                                   | $V_{VHL}$                            |      |      | 1.0  | V    | 2                | High-level coupling                                    |
|                                   | $V_{VLH}$                            |      |      | 0.8  | V    | 2                | Low-level coupling                                     |
|                                   | $V_{VLL}$                            |      |      | 0.8  | V    | 2                | Low-level coupling                                     |
| Horizontal transfer clock voltage | $V_{\phi H}$                         | 6.0  |      | 8.0  | V    | 3                |                                                        |
|                                   | $V_{HL}$                             | -4.0 |      | -3.5 | V    | 3                |                                                        |
| Reset gate clock voltage          | $V_{\phi RG}$                        | 6.0  |      | 13.0 | V    | 3                | *1                                                     |
|                                   | $V_{RGL}$                            | 0    |      | 3.0  | V    | 3                |                                                        |
| Substrate clock voltage           | $V_{\phi SUB}$                       | 27.0 |      | 32.0 | V    | 4                | *2                                                     |


\*1 The reset gate clock voltage need not be adjusted when the reset gate clock is driven when the specifications are as given below. In this case, the reset gate clock voltage setting indicated on the back of the image sensor has not significance.

| Item                     | Symbol        | Min. | Typ. | Max. | Unit | Waveform diagram | Remarks |
|--------------------------|---------------|------|------|------|------|------------------|---------|
| Reset gate clock voltage | $V_{RGL}$     | -0.2 | 0    | 0.2  | V    | 3                |         |
|                          | $V_{\phi RG}$ | 8.5  | 9.0  | 9.5  | V    | 3                |         |


\*2 The electronic shutter speed must be between 1/60 and 1/2000s.

**Clock Equivalent Circuit Constant**

| Item                                                  | Symbol                 | Min. | Typ. | Max. | Unit     | Remarks |
|-------------------------------------------------------|------------------------|------|------|------|----------|---------|
| Capacitance between vertical transfer clock and GND   | $C\phi V1, C\phi V3$   |      | 2700 |      | pF       |         |
|                                                       | $C\phi V2, C\phi V4$   |      | 2700 |      | pF       |         |
| Capacitance between vertical transfer clocks          | $C\phi V12, C\phi V34$ |      | 2100 |      | pF       |         |
|                                                       | $C\phi V23, C\phi V41$ |      | 900  |      | pF       |         |
|                                                       | $C\phi V13$            |      | 1000 |      | pF       |         |
|                                                       | $C\phi V24$            |      | 500  |      | pF       |         |
| Capacitance between horizontal transfer clock and GND | $C\phi H1, C\phi H2$   |      | 47   |      | pF       |         |
| Capacitance between horizontal transfer clocks        | $C\phi HH$             |      | 58   |      | pF       |         |
| Capacitance between reset gate clock and GND          | $C\phi RG$             |      | 7    |      | pF       |         |
| Capacitance between substrate clock and GND           | $C\phi SUB$            |      | 800  |      | pF       |         |
| Vertical transfer clock serial resistor               | $R1, R2, R3, R4$       |      | 22   |      | $\Omega$ |         |
| Vertical transfer clock ground resistor               | $R_{GND}$              |      | 3    |      | $\Omega$ |         |
| Horizontal transfer clock serial resistor             | $R\phi H$              |      | 10   |      | $\Omega$ |         |




**Vertical transfer clock equivalent circuit**




**Horizontal transfer clock equivalent circuit**

Drive Clock Waveform Conditions


(1) Readout clock waveform




(2) Vertical transfer clock waveform



(3) Horizontal transfer clock waveform and reset gate clock waveform



(4) Substrate clock waveform



Clock Switching Characteristics

| Item                      | Symbol                   | twh  |      |      | twl  |      |      | tr   |      |      | tf   |      |         | Unit                              | Remarks |
|---------------------------|--------------------------|------|------|------|------|------|------|------|------|------|------|------|---------|-----------------------------------|---------|
|                           |                          | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max.    |                                   |         |
| Readout clock             | $V_T$                    |      | 2.4  |      |      |      |      | 0.2  |      |      | 0.1  |      | $\mu s$ | During readout                    |         |
| Vertical transfer clock   | $V_{\phi 1}, V_{\phi 2}$ |      | 62.6 |      | 0.74 |      |      | 0.1  |      |      | 0.1  |      | $\mu s$ | During imaging                    |         |
|                           | $V_{\phi 3}, V_{\phi 4}$ |      | 1.3  |      | 62.1 |      |      | 0.1  |      |      | 0.1  |      | $\mu s$ |                                   |         |
| Horizontal transfer clock | $H_{\phi}$               |      | 20   |      | 20   |      |      | 8    |      |      | 8    |      | ns      | During imaging                    |         |
|                           | $H_{\phi 1}$             |      | 4.5  |      |      |      |      | 0.01 |      |      | 0.01 |      | $\mu s$ | During parallel-serial conversion |         |
|                           | $H_{\phi 2}$             |      |      |      | 4.5  |      |      | 0.01 |      |      | 0.01 |      | $\mu s$ |                                   |         |
| Reset gate clock          | $\phi_{RG}$              |      | 10   |      | 41.6 |      |      | 2.0  |      |      | 2.0  |      | ns      |                                   |         |
| Substrate clock           | $\phi_{SUB}$             |      | 1.9  |      |      |      |      | 0.08 |      |      | 0.1  |      | $\mu s$ | During drain charge               |         |



**Image Sensor Characteristics**

(Ta = 25°C)

| Item                 | Symbol | Min. | Typ.   | Max.  | Unit | Measurement method | Remarks   |
|----------------------|--------|------|--------|-------|------|--------------------|-----------|
| Sensitivity          | S      | 350  | 600    |       | mV   | 1                  |           |
| Saturation signal    | Vsat   | 800  |        |       | mV   | 2                  | Ta = 60°C |
| Smear                | Sm     |      | 0.0003 | 0.002 | %    | 3                  |           |
| Video signal shading | SH     |      |        | 25    | %    | 4                  |           |
| Dark signal          | Vdt    |      |        | 2     | mV   | 5                  | Ta = 60°C |
| Dark signal shading  | ΔVdt   |      |        | 1     | mV   | 6                  | Ta = 60°C |
| Flicker              | F      |      |        | 5     | %    | 7                  |           |
| Lag                  | Lag    |      |        | 0.5   | %    | 8                  |           |

**Image Sensor Characteristics Measurement Method**◎ **Measurement conditions**

- 1) In the following measurements, the substrate voltage and the reset gate clock voltage are set to the values indicated on the device, and the device drive conditions are at the typical values of the bias and clock voltage conditions.
- 2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, and the value measured at point [\*A] in the Drive Circuit is used.

◎ **Definition of Standard Imaging Conditions**

- 1) Standard imaging condition I: Use a pattern box (luminance 706cd/m<sup>2</sup>, color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F8. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.
- 2) Standard imaging condition II: Image a light source with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

## 1. Sensitivity

Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/250s, measure the signal output (Vs) at the center of the screen and substitute the value into the following formula.

$$S = V_s \times \frac{250}{60} \text{ [mV]}$$

## 2. Saturation signal

Set to standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with average value of the signal output is 200mV, measure the minimum value of the signal output.

3. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity to 500 times the intensity with average value of the signal output, 200mV. When the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value VSm [mV] of the signal output, and substitute the value into the following formula.

$$S_m = \frac{V_{Sm}}{200} \times \frac{1}{500} \times \frac{1}{10} \times 100 [\%] \text{ (1/10V method conversion value)}$$

4. Video signal shading

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the signal output is 200 mV. Then measure the maximum (Vmax [mV]) and minimum (Vmin [mV]) values of the signal output, and substitute the values into the following formula.

$$SH = (V_{max} - V_{min})/200 \times 100 [\%]$$

5. Dark signal

Measure the average value (Vdt [mV]) of the signal output with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

6. Dark signal shading

After measuring 5, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output, and substitute the values into the following formula.

$$\Delta V_{dt} = V_{dmax} - V_{dmin} [\text{mV}]$$

7. Flicker


Set to standard imaging condition II. Adjust luminous intensity so that the average value of the signal output is 200mV, and then measure the difference in the signal level between fields ( $\Delta V_f$  [mV]). Then substitute the value into the following formula.

$$F = (\Delta V_f/200) \times 100 [\%]$$


8. Lag

Adjust the signal output value generated by strobe light to 200mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Vlag). Substitute the value into the following formula.


$$Lag = (V_{lag}/200) \times 100 [\%]$$




Drive Circuit




**Spectral Sensitivity Characteristics** (includes lens characteristics, excludes light source characteristics)




**Sensor Readout Clock Timing Chart**



Drive Timing Chart (Vertical Sync)



Drive Timing Chart (Horizontal Sync)



## Notes on Handling

### 1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non chargeable gloves, clothes or material. Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensor.
- e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

### 2) Soldering

- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a grounded 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an imaging device, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground.

### 3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.

- a) Operate in clean environments (around class 1000 is appropriate).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces.  
Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if the glass surface is grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.



4) Do not expose to strong light (sun rays) for long periods. For continuous using under cruel condition exceeding the normal using condition, consult our company.

5) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.

6) CCD image sensors are precise optical equipment that should not be subjected to too much mechanical shocks.

Package Outline Unit: mm

20pin DIP (800mil)



1. "A" is the center of the effective image sensor area.
2. A straight line "B" which passes through the centers of the reference hole and the elongated hole is the reference axis of vertical direction.
3. A straight line "C" which passes through the center of the reference hole at right angles to vertical reference line "B" is the reference axis of horizontal direction.
4. The bottom "D" is the height reference. (Two points are specified.)
5. The center of the effective image area, specified relative to the reference hole is (H, V) = (13.15, 5.0) ± 0.15mm.
6. The angle of rotation relative to the reference line "B" is less than ± 1°.
7. The height from the bottom "D" to the effective image area is 1.46 ± 0.15mm.
8. Planar orientation of the effective image area relative to the bottom "D" is less than 60µm.
9. The thickness of the cover glass is 0.75mm and the refractive index is 1.5.

PACKAGE STRUCTURE

|                  |              |
|------------------|--------------|
| PACKAGE MATERIAL | Ceramic      |
| LEAD TREATMENT   | GOLD PLATING |
| LEAD MATERIAL    | 42 ALLOY     |
| PACKAGE WEIGHT   | 5.9g         |