
ICX282AK

Diagonal 11mm (Type 2/3) Frame Readout CCD Image Sensor with Square Pixel for Color Cameras

Description

The ICX282AK is a diagonal 11mm (Type 2/3) interline CCD solid-state image sensor with a square pixel array and 5.07M effective pixels. Frame readout allows all pixels' signals to be output independently within approximately 1/3.75 second. In addition, output is possible using various addition and pulse elimination methods. This chip features an electronic shutter with variable charge-storage time. Adoption of a design specially suited for frame readout ensures a saturation signal level equivalent to that when using field readout. High resolution and high color reproductively are achieved through the use of Ye, Cy, Mg and G complementary color mosaic filters as the color filters. Further, high sensitivity and low dark current are achieved through the adoption of Super HAD CCD technology.

This chip is suitable for applications such as electronic still cameras, PC input cameras, etc.



Features

- High horizontal and vertical resolution
- Supports 10 types of readout modes
 Frame readout mode, 2× speed mode (1), 2× speed mode (2), 8× speed mode, center scan mode (1), center scan mode (2), center scan mode (3), center scan mode (4), AF mode (1), AF mode (2)
- Square pixel
- Horizontal drive frequency: 22.5MHz
- No voltage adjustments (reset gate and substrate bias are not adjusted.)
- Ye, Cy, Mg and G complementary color mosaic filters on chip
- High sensitivity, low dark current, excellent anti-blooming characteristics
- Continuous variable-speed shutter
- Horizontal register, reset gate: 3.3V drive
- 24-pin high-precision plastic package

Device Structure

- Interline CCD image sensor
- Image size: Diagonal 11mm (Type 2/3)
- Total number of pixels: 2658 (H) × 1970 (V) approx. 5.24M pixels
 Number of effective pixels: 2588 (H) × 1960 (V) approx. 5.07M pixels
- Number of active pixels: 2580 (H) × 1944 (V) approx. 5.02M pixels
- Number of recommended recording pixels:

2560 (H) × 1920 (V) approx. 4.92M pixels

Chip size: 9.74mm (H) × 7.96mm (V)
 Unit cell size: 3.4µm (H) × 3.4µm (V)

Optical black: Horizontal (H) direction: Front 12 pixels, rear 58 pixels
 Vertical (A) direction: Front 2 pixels, rear 58 pixels

Vertical (V) direction: Front 8 pixels, rear 2 pixels

Number of dummy bits: Horizontal 28

Vertical 1 (even fields only)

• Substrate material: Silicon

V | 12 + H | 58 | 8

Pin 1

Optical black position (Top View)


Super HAD CCD TM

* Super HAD CCD is a registered trademark of Sony Corporation. Super HAD CCD is a CCD that drastically improves sensitivity by introducing newly developed semiconductor technology by Sony Corporation into Sony's high-performance HAD (Hole-Accumulation Diode) sensor.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram and Pin Configuration

(Top View)



Pin Description

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	Vф4	Vertical register transfer clock	13	Vouт	Signal output
2	VфзA	Vertical register transfer clock	14	Vdd	Supply voltage
3	Vфзв	Vertical register transfer clock	15	φRG	Reset gate clock
4	Vфзс	Vertical register transfer clock	16	Нф2В	Horizontal register transfer clock
5	Vф2	Vertical register transfer clock	17	Нф1в	Horizontal register transfer clock
6	NC		18	GND	GND
7	NC		19	NC	
8	Vф1A	Vertical register transfer clock	20	φSUB	Substrate clock
9	Vф1B	Vertical register transfer clock	21	Сѕив	Substrate bias*1
10	Vф1C	Vertical register transfer clock	22	VL	Protective transistor bias
11	GND	GND	23	Нф1А	Horizontal register transfer clock
12	GND	GND	24	Нф2А	Horizontal register transfer clock

^{*1} DC bias is generated within the CCD, so that this pin should be grounded externally through a capacitance of 0.1µF.

Absolute Maximum Ratings

	Item	Ratings	Unit	Remarks
	Vdd, Vout, фRG – фSUB	-40 to +12	V	
	$V\phi_1\alpha$, $V\phi_3\alpha - \phi_3$ SUB ($\alpha = A \text{ to C}$)	-50 to +15	V	
Against	$V\phi_2, V\phi_4, V_L - \phi SUB$	-50 to +0.3	V	
	Hφ1 $β$, H φ2 $β$, $GND - φSUB (β = A, B)$	-40 to +0.3	V	
	Csub - ϕ SUB	–25 to	V	
	Vdd, Vout, фRG, Csub – GND	-0.3 to +22	V	
Against GND	$V\phi_1\alpha$, $V\phi_2$, $V\phi_3\alpha$, $V\phi_4$ – GND (α = A to C)	-10 to +18	V	
	Hφ1 $β$, H φ2 $β$ – GND ($β$ = A , B)	-10 to +6.5	V	
Against \/	$V\phi_1\alpha$, $V\phi_3\alpha - VL$ ($\alpha = A \text{ to C}$)	-0.3 to +28	V	
Against V∟	V φ2, V φ4, H φ1 β , H φ2 β , $GND - V$ L (β = A, B)	-0.3 to +15	V	
	Voltage difference between vertical clock input pins	to +15	V	*1
Between input clock pins	$H\phi_1\beta - H\phi_2\beta$ ($\beta = A, B$)	-6.5 to +6.5	V	
olock pillo	$H\phi_1\beta$, $H\phi_2\beta - V\phi_4$ ($\beta = A, B$)	-10 to +16	V	
Storage temperatu	rage temperature -30 to +80 °			
Guaranteed tempe	Guaranteed temperature of performance -10 to +60 °			
Operating tempera	ature	-10 to +75	°C	

 $^{^{*1}}$ +24V (Max.) when clock width < 10 μ s, clock duty factor < 0.1%.

⁺¹⁶V (Max.) is guaranteed for turning on or off power supply.

Bias Conditions

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply voltage	VDD	14.55	15.0	15.45	V	
Protective transistor bias	VL					
Substrate clock	φSUB	*2				
Reset gate clock	φRG					

^{*1} VL setting is the VvL voltage of the vertical clock waveform, or the same voltage as the VL power supply for the V driver should be used.

DC Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply current	IDD	4.0	7.0	10.0	mA	

Clock Voltage Conditions


Item	Symbol	Min.	Тур.	Max.	Unit	Waveform diagram	Remarks
Readout clock voltage	VvT	14.55	15.0	15.45	٧	1	
	Vvh1, Vvh2	-0.05	0	0.05	V	2	VvH = (VvH1 + VvH2)/2
	VvH3, VvH4	-0.2	0	0.05	V	2	
	Vvl1, Vvl2, Vvl3, Vvl4	-8.0	-7.5	-7.0	V	2	Vvl = (Vvl3 + Vvl4)/2
	V∳∨	6.8	7.5	8.05	V	2	$V\phi V = VVHN - VVLN (n = 1 to 4)$
Vertical transfer clock	V∨нз — V∨н	-0.25		0.1	٧	2	
voltage	V∨H4 − V∨H	-0.25		0.1	٧	2	
	V∨нн			0.6	٧	2	High-level coupling
	Vvhl			0.9	٧	2	High-level coupling
	VVLH			0.9	٧	2	Low-level coupling
	Vvll			0.5	٧	2	Low-level coupling
	Vфн	3.0	3.3	3.6	٧	3	
Horizontal transfer clock voltage	VHL	-0.05	0	0.05	٧	3	
	Vcr	0.5	1.65		٧	3	Cross-point voltage
	V¢RG	3.0	3.3	3.6	٧	4	
Reset gate clock voltage	Vrglh – Vrgll			0.4	V	4	Low-level coupling
voltage	VRGL - VRGLm			0.5	٧	4	Low-level coupling
Substrate clock voltage	Vфѕив	21.5	22.5	23.5	V	5	

^{*2} Do not apply a DC bias to the substrate clock and reset gate clock pins, because a DC bias is generated within the CCD.

Clock Equivalent Circuit Constant

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
	Сфу1ү, Сфузү		1800		pF	
Capacitance between vertical transfer clock and GND	Сф∨1В, Сф∨3В		6800		pF	
and GND	Cφν1γ, Cφν3γ 1800 pF Cφν1β, Cφν3β 6800 pF Cφν2, Cφν4 5600 pF Cφν1γ2, Cφν3γ4 560 pF Cφν1β2, Cφν3β4 680 pF Cφν23γ, Cφν41γ 180 pF Cφν23β, Cφν41β 270 pF Cφν1γ3γ 56 pF Cφν1γ3β, Cφν1β3γ 91 pF Cφν1γ3β, Cφν1β3γ 91 pF Cφν24 120 pF Cφν1γ1β, Cφν3γ3β 100 pF CφH1 82 pF CφH2 62 pF S CφHH 110 pF D CφRG 5 pF D CφSUB 1500 pF R1β, R2, R3β, R4 43 Ω R6ND 16 Ω	pF				
	Cφν1γ2, Cφν3γ4		560		pF	
	СфV1В2, СфV3В4		680		pF	
	Cφν23γ, Cφν41γ		180		pF	
	Сф∨23В, Сф∨41В		270		pF	
Capacitance between vertical transfer clocks	C φν1γ3γ		56		pF	
	СфV1В3В		330		pF	
	Сфу1узв, Сфу1взу		91		pF	
	Сф∨24		120		pF	
	Сфутутв, Сфузузв		100		pF	
Capacitance between horizontal transfer clock	Сфн1		82		pF	
and GND	Сфн2		62		pF	
Capacitance between horizontal transfer clocks	Сфнн		110		pF	
Capacitance between reset gate clock and GND	СфRG		5		pF	
Capacitance between substrate clock and GND	Сфѕив		1500		pF	
Vertical transfer alack parios register	R1γ, R3γ		62		Ω	
Vertical transfer clock series resistor	R1B, R2, R3B, R4		43		Ω	
Vertical transfer clock ground resistor	RGND		16		Ω	
Horizontal transfer clock series resistor	Rфн		7.5		Ω	

- **Note 1)** $\gamma = A$, C for each vertical transfer clock capacitance.
- **Note 2)** The relationships of V1A = V1C and V3A = V3C are established for each vertical transfer clock capacitance.
- **Note 3)** Cφv1A1C and Cφv3A3C are sufficiently small relative to other capacitance between vertical transfer clocks, and are also below the measurement limit, so these are omitted from the equivalent circuit diagrams and the above table.




Vertical transfer clock equivalent circuit

Horizontal transfer clock equivalent circuit


SONY


Drive Clock Waveform Conditions


(1) Readout clock waveform



(2) Vertical transfer clock waveform








VvH = (VvH1 + VvH2)/2


 $V_{VL} = (V_{VL3} + V_{VL4})/2$

 $V\phi v = VvHn - VvLn (n = 1 to 4)$

(3) Horizontal transfer clock waveform



Cross-point voltage for the H ϕ 1 rising side of the horizontal transfer clocks H ϕ 1 and H ϕ 2 waveforms is Vcr. The overlap period for twh and twl of horizontal transfer clocks H ϕ 1 and H ϕ 2 is two.



VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG.

In addition, VRGL is the average value of VRGLH and VRGLL.


$$V_{RGL} = (V_{RGLH} + V_{RGLL})/2$$

Assuming VRGH is the minimum value during the interval with twh, then:

$$V\phi RG = VRGH - VRGL$$

Negative overshoot level during the falling edge of RG is VRGLm.

(5) Substrate clock waveform



Clock Switching Characteristics (Horizontal drive frequency: 22.5MHz)

140.00	Symbol	twh tw		twl			tr	tr		tf		1 lm:4	Remarks		
Item		Min.	Тур.	Мах.	Min.	Тур.	Мах.	Min.	Тур.	Max.	Min.	Тур.	Мах.	Unit	INGIIIAINS
Readout clock	VT	2.47	2.67						0.5			0.5		μs	During readout
Vertical transfer clock	Vф1A, Vф1B, Vф1C, Vф2, Vф3A, Vф3B, Vф3C, Vф4										15		350	ns	When using CXD3400N
Horizontal	Нф1А, Нф1В	13	16		13	16			6.5	9.5		6.5	9.5	no	During imaging, tf ≥ tr – 2ns
transfer clock	Нф2А, Нф2В	13	16		13	16			6.5	9.5		6.5	9.5	ns	
Reset gate clock	φRG	6	8			31			3			3		ns	
Substrate clock	φSUB	2.0	2.58							0.5			0.5	μs	During drain charge

	0		two		1.1.20	Remarks	
Item	Symbol	Min.	Тур.	Мах.	Unit		
Horizontal transfer clock	Нф1А, Нф1В, Нф2А, Нф2В	11	16		ns		

Spectral Sensitivity Characteristics (excludes lens characteristics and light source characteristics)




Image Sensor Characteristics


 $(Ta = 25^{\circ}C)$

Item	Symbol	Min.	Тур.	Max.	Unit	Measurement method		Remarks		
Sensitivity	s	264	330		mV	1	1/30s accumulation, no line addition*1, *2			
Sensitivity	RмgG	0.75		1.35		2				
comparison	RYeCy	1.10		1.43		2				
Coturation signal	Vsat	450			m\/	3	Ta = 60°C	No line addition*1		
Saturation signal	Vsat2	900			mV	S		2-line addition*3		
			-92	-84			Frame read	lout mode*4		
Smear	Sm		-86	-78	dB	4	2× speed mode (1)*5			
			-80	-72			8× speed n	node		
Video signal shading	CLI			20	0/	Е	Zone 0 and	i I		
Video signal shading	SH			25	%	5	Zone 0 to I	I'		
Dark signal	Vdt			16	mV	6	Ta = 60°C,	Ta = 60°C, 3.75 frame/s		
Dark signal shading	ΔVdt			8	mV	7	Ta = 60°C, 3.75 frame/s, *6			
Lag	Lag			0.5	%	8				

^{*1} Frame readout mode, 2× speed mode (1), and center scan modes (1), (2), (3) and (4).

Vertical register high-speed transfer \rightarrow Readout (SG) \rightarrow Mechanical shutter closed \rightarrow Signal output

Zone Definition of Video Signal Shading



^{*2} When the accumulation time is constant, 2-line addition modes have a sensitivity double that of modes without line addition.


^{*3 2×} speed mode (2), 8× speed mode, and AF mode (1), (2)

^{*4} After closing the mechanical shutter, the smear can be reduced to below the detection limit by performing vertical register sweep operation. This is also the same for 2× speed mode (2) and center scan modes (3) and (4).

^{*5} Smear can be reduced by approximately 30dB to a level of approximately –116dB (typ.) by performing the following sequence.

^{*6} Excludes vertical dark signal shading caused by vertical register high-speed transfer.

Measurement System




Note) Adjust the amplifier gain so that the gain between [*A] and [*B], and between [*A] and [*C] equals 1.

Image Sensor Characteristics Measurement Method

Measurement conditions

- (1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions, and the frame readout mode is used.
- (2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value of the Y signal output or chroma signal output of the measurement system.

O Color coding of this image sensor & Composition of luminance (Y) and chroma (color difference) signals



The complementary color filters of this image sensor are arranged in the layout shown in the figure on the left.

For frame readout, the A1 and A2 lines are output as signals in the A field, and the B1 and B2 lines in the B field.

Color Coding Diagram

These signals are processed to form the Y signal and chroma (color difference) signal sa follws.

The approximation:

$$Y = {G + Mg + Ye + Cy} \times 1/4$$

= 1/4 {2B + 3G +2R}

is used for the Y signal, and the approximation:

$$R - Y = \{(Mg + Ye) - (G + Cy)\}$$

= $\{2R - G\}$
 $B - Y = \{(Mg + Cy) - (G + Ye)\}$
= $\{2B - G\}$

are used for the chroma (color difference) signal.


O Readout modes list

The readout method, frame rate, number of output lines and other information for each readout mode are shown in the table below.

Mode	Readout	High-speed	Addition	Frame rate	e [frame/s]	Number of output
iviode	method	sweep for preventing smear	method	NTSC	PAL	effective imagė data lines
Frame readout	Frame readout	Yes	None	3.75	3.57	1960
2× speed (1)	2/4 lines	Yes	None	7.49	7.14	980
2× speed (2)	Frame readout	Yes	Vertical 2 lines	6.66	6.25	980
8× speed	4/16 lines	None	Vertical 2 lines	29.97	25	245
Center scan (1)	2/4 lines	None	None	14.985	12.5	NTSC: 484, PAL: 587
Center scan (2)	2/4 lines	None	None	26	.35	246
Center scan (3)	Frame readout	Yes	None	7.	02	968
Center scan (4)	Frame readout	Yes	None	11.988	10	NTSC: 492, PAL: 620
AF (1)	4/16 lines	None	Vertical 2 lines	59.94	50	NTSC: 104, PAL: 128
AF (2)	4/16 lines	None	Vertical 2 lines	119.88	100	NTSC: 34, PAL: 46

O Description of frame readout mode

The output methods for the following readout modes are shown below.



Note) Blacked out portions in the diagram indicate pixels which are not read out.

1. Frame readout mode

In this mode, all pixel signals are divided into two fields and output.

All pixel signals are read out independently, making this mode suitable for high resolution image capturing.

2. 2× speed mode (1) 2/4-line readout

All effective area signals are output in half the time of frame readout mode by reading out 2 lines for every 4 lines


The number of output lines is halved, but all color signals can be output in a single field, so exposure completed is read out (SG), making high-speed shutter operation possible.

However, note that the G/Mg and Ye/Cy line readout timings have a time difference of approximately 6.7µs (150clk).

In addition, using high-speed sweep transfer and the mechanical shutter is recommended to suppress smear.

Smear is reduced by approximately 30dB by performing the following sequence.

Vertical register high-speed transfer → Readout (SG) → Mechanical shutter closed → Signal output



Note) Blacked out portions in the diagram indicate pixels which are not read out.

3. 2× speed mode (2) 2-line addition

In this mode, the G/Mg line is read out in the 1st field and the Ye/Cy line in the 2nd field, 2 lines are transferred during the horizontal blanking period, and 2 lines are added in the horizontal register.

All pixel signals are divided into two fields and output in approximately half the time (slightly longer than half) of frame readout mode.


At this time, the sensitivity (for 1/30s accumulation) and saturation signal level are double that during frame readout mode, allowing high sensitivity imaging with a wide dynamic range.

4. 8× speed mode, 4/16-line readout

All effective area signals are output in 1/8 the time of frame_readout mode by reading out 4 lines for every 16 lines, transferring 4 lines during the horizontal blanking period, and adding 2 lines in the horizontal register. The number of output lines is 245 lines.

However, note that the G/Mg and Ye/Cy line readout timings have a time difference of approximately 6.7µs (150clk).

This mode emphasizes processing speed over vertical resolution, making it suitable for AE/AF and other control and for image verification on LCD viewfinders.



5. Center scan mode (1) 484-line output

This mode sweeps the undesired portions by vertical register high-speed transfer, and outputs only the vertical 968-pixel region of the picture center by reading out 2 lines for every 4 lines (like $2\times$ speed mode (1)).

The number of output lines is 484 lines.


The frame rate is increased (approximately 15 frames/s) by setting the number of vertical output lines to that of VGA mode, making this mode suitable for VGA moving pictures. (However, the angle of view is equivalent to 2× electronic zoom.)

6. Center scan mode (2) 246-line output

This mode sweeps the undesired portions by vertical register high-speed transfer, and outputs only the vertical 492-pixel region of the picture center by reading out 2 lines for every 4 lines (like 2× speed mode (1)).

The number of output lines is 246 lines.

This mode is suitable for enlarged display when verifying image on LCD viewfinders.



7. Center scan mode (3) 968-line output

This mode sweeps the undesired portions by vertical register high-speed transfer, and outputs only the vertical 968-pixel region of the the picture center divided into two fields (like frame readout mode).

The number of output lines is 968 lines.


This mode is used to shorten the frame rate when shooting 2× electronic zoom image.

8. Center scan mode (4) 492-line output

This mode sweeps the undesired portions by vertical register high-speed transfer, and outputs only the vertical 492-pixel region of the picture center divided into two fields (like frame readout mode).

The number of output lines is 492 lines.

This mode is used to shorten the frame rate when shooting 4× electronic zoom image.



9. AF modes (1), (2)

The AF modes are used to achieve even higher-speed AF control than 8× speed mode.

AF mode (1) outputs only the vertical 832-pixel (in NTSC mode) region of the picture center at approximately 60 frames/s by reading out 4 lines for every 16 lines (like 8× speed mode).

AF mode (2) outputs only the vertical 272-pixel (in NTSC mode) region of the picture center at approximately 120 frames/s by reading out 4 lines for every 16 lines (like 8× speed mode).

The number of output lines for each mode is shown below.

	AF mo	ode (1)	AF mode (2)		
NTSC mode	60 frame/s	104 lines	120 frame/s	34 lines	
PAL mode	50 frame/s	128 lines	100 frame/s	46 lines	

O Definition of standard imaging conditions

(1) Standard imaging condition I:

Use a pattern box (luminance: 706cd/m², color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

(2) Standard imaging condition II:

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. Sensitivity

Set to the standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/100s, measure the signal outputs (V_G, V_{Mg}, V_{Ye} and V_{Cy}) at the center of each G, Mg, Ye and Cy channel screen, and substitute the values into the following formulas.

$$V = (V_G + V_{Mg} + V_{Ye} + V_{Cy})/4$$

 $S = V \times \frac{100}{30} [mV]$

2. Saturation comparison

Set to the standard imaging condition II: Adjust the luminous intensity so that the average value of the G/Mg/Ye/Cy channel signal output is 150mV, and then measure the Mg signal output (S_{Mg} [mV]) and G signal output (S_G [mV]), and the Ye signal output (S_G [mV]) and Cy signal output (S_G [mV]) at the center of the screen. Substitute the values into the following formulas.

$$R_{MgG} = S_{Mg}/S_{G}$$

 $R_{YeCy} = S_{Ye}/S_{Cy}$

3. Satutation signal

Set to standaed imageing condition II. After adjusting the luminous intensity to 10 times the intsnsity with the avarage value of the G/Mg/Ye/Cy channel signal output, 150mV, measure the minimum values of the G, Mg, Ye and Cy signal outputs.

4. Smear

Set to the standard imaging condition II. With the lens diaphragm at F5.6 to F8, first adjust the luminous intensity to 500 times the intensity with the average value of the G/Mg/Ye/Cy channel signal output, 150mV. After the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (Vsm [mV]) independent of the G, Mg, Ye and Cy signal outputs, and substitute the values into the following formula.

The smear for modes other than frame readout mode is calculated from the storage time and signal addition method. As a result, $2\times$ speed mode (2) is the same, $2\times$ speed mode (1) is double, and $8\times$ speed mode is 4 times that for frame readout mode.

Sm =
$$20 \times log \left(\frac{V_{Sm}}{150} \times \frac{1}{500} \times \frac{1}{10} \right) [dB] (1/10V method conversion value)$$

5. Video signal shading

Set to the standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjusting the luminous intensity so that the average value of the G/Mg/Ye/Cy channel signal output is 200mV. Then measure the maximum value (Vmax [mV]) and minimum value (Vmin [mV]) of the G/Mg/Ye/Cy channel signal output and substitute the values into the following formula.

$$SH = (Vmax - Vmin)/150 \times 100 [\%]$$

6. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature of 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

7. Dark signal shading


After measuring 6, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.

$$\Delta Vdt = Vdmax - Vdmin [mV]$$


8. Lag

Adjust the G/Mg/Ye/Cy channel output generated by the strobe light to 150mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal amount (Vlag). Substitute the value into the following formula.

Lag =
$$(Vlag/150) \times 100 [\%]$$



Drive Circuit



Notes)


Substrate bias control

- 1. The saturation signal level decreases when exposure is performed using the mechanical shutter, so control the substrate bias.
- 2. A saturation signal level equivalent to that for continuous exposure can be assured by connecting a 2.7kΩ grounding registor to the CCD Csub pin.

Drive timing precautions

- 1. Blooming occurs in modes (2× speed (1), 8× speed, etc.) where exposure is not completed by closing the mechanical shutter, so do not ground the connected 2.7kΩ resistor.
- 2. If is slow, so the internally generated voltage VsuB may not drop to a sufficiently low level if the substrate bias control signal is not set to high level 30ms before entering the exposure period and the $2.7k\Omega$ resistor connected to the CsuB pin is not grounded.
- 3. The blooming signal generated during exposure in mechanical shutter mode is swept by providing one field or more (two fields is recommended) of idle transfer through vertical register high-speed sweep transfer from the time the mechanical shutter closes until sensor readout is performed. However, note that the V_L potential and the φSUB pin DC voltage sag at this time.
- 4. When exposure time is several seconds or more, we recommend the sequence that the substrate bias control is performed just before the completion of exposure (Mechanical shutter is closed.), not before the start of exposure.


Drive Timing Chart (Vertical Sequence) 8x Speed Mode → Frame Readout Mode (or 2x Speed Mode (1)) / Electronic Shutter Normal Operation



^{*} The B and C output signals contain a blooming component and should therefore not be used.

* Apply 20 or more electronic shutter pulses at the start of exposure for the recording image. If less than 20 pulses are applied, the electronic shutter may occur a discharge error.


Drive Timing Chart (Vertical Sequence) 8x Speed Mode → 2x Speed Mode (1) / Electronic Shutter Normal Operation



^{*} The substrate bias control signal (VSUB Cont.) should not be used in the above sequence.


^{*} Apply 20 or more electronic shutter pulses at the start of exposure for the recording image. If less than 20 pulses are applied, the electronic shutter may occur a discharge error.

Drive Timing Chart (Vertical Sequence) 8x Speed Mode → 2x Speed Mode (1) / High-speed Shutter Operation



^{*} The substrate bias control signal (Vsub Cont.) should not be used in the above sequence.

^{*} Apply 20 or more electronic shutter pulses at the start of exposure for the recording image. If less than 20 pulses are applied, the electronic shutter may occur a discharge error.




^{* 2894}fH. However, 2076H in NTSC mode is 950 clk, and 2177H in PAL mode is 2656 clk. Also, the number of high-speed sweep transfer stages and the transfer speed differ for the 1st field and 2nd field sides, so the fields should not be reversed.

Drive Timing Chart (Vertical Sync) Frame Readout Mode

Center Scan Mode (3) 968-line output

Center Scan Mode (4) 492-line output

"a" Enlarged




Drive Timing Chart (Vertical Sync) Frame Readout Mode / Center Scan Mode (3) / Center Scan Mode (4) 2× Speed Mode (1)


Center Scan Mode (1)

Center Scan Mode (2)

"c" Enlarged




"d" Enlarged




Drive Timing Chart (Horizontal Sync)

Frame readout mode

2× speed mode (1) 2/4-line readout Center scan mode (1) 484-line output Center scan mode (2) 246-line output Center scan mode (3) 968-line output Center scan mode (4) 492-line output




Drive Timing Chart (Vertical Sync) NTSC/PAL 2x Speed Mode (1) 2/4-line readout




^{* 2894}fH. However, 1038H in NTSC mode is 1922 clk, and 1089H in PAL mode is 1328 clk.

Drive Timing Chart (Vertical Sync) 2x Speed Mode (1) 2/4-line readout
Center Scan Mode (1) 484-line output
Center Scan Mode (2) 246-line output

"e" Enlarged




Drive Timing Chart (Vertical Sync) NTSC/PAL 2x Speed Mode (2) 2-line addition




^{* 3102}fH. However, 1089H and 1090H in NTSC mode are 1700 clk and 1699 clk, respectively, and 1161H in PAL mode is 1680 clk.

Also, the number of high-speed sweep transfer stages and the transfer speed differ for the 1st field and 2nd field sides, so the fields should not be reversed.


"f" Enlarged




"h" Enlarged



" i " Enlarged






^{* 3022}fH. However, 249H in NTSC mode is 1294 clk, and 298H in PAL mode is 2466 clk.


8× Speed Mode

AF Mode (1) AF Mode (2)

" j " Enlarged





Drive Timing Chart (Horizontal Sync) 8x Speed Mode
AF Mode (1)
AF Mode (2)



^{* 2894}fH. However, 519H in NTSC mode is 2408 clk, and 622H in PAL mode is 2826 clk.


"k" Enlarged






* 2894fH.

Drive Timing Chart (Vertical Sync) Center Scan Mode (3) 968-line output



^{* 2894}fH.


Also, the number of high-speed sweep transfer stages and the transfer speed differ for the 1st field and 2nd field sides, so the fields should not be reversed.




^{* 2894}fH. However, 649H in NTSC mode is 1563 clk, and 778H in PAL mode is 1362 clk. Also, the number of high-speed sweep transfer stages and the transfer speed differ for the 1st field and 2nd field sides, so the fields should not be reversed.

^{* 3022}fH. However, 125H in NTSC mode is 647 clk, and 149H in PAL mode is 2744 clk.

" I " Enlarged



"m" Enlarged



^{* 3022}fH. However, 63H in NTSC mode is 324 clk, and 75H in PAL mode is 1372 clk.

Notes on Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non-chargeable gloves, clothes or material.
 Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensors.
- e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

2) Soldering

- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero-cross On/Off type and connect it to ground.


3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operations as required, and use them.

- a) Perform all assembly operations in a clean room (class 1000 or less).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.

4) Installing (attaching)

a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)




b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.

- c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to other locations as a precaution.
- d) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.
- e) If the leads are bent repeatedly and metal, etc., clash or rub against the package, the dust may be generated by the fragments of resin.
- f) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyano-acrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)

5) Others


- a) Do not expose to strong light (sun rays) for long periods, as color filters will be discolored. When high luminous objects are imaged with the exposure level controlled by the electronic iris, the luminance of the image-plane may become excessive and discoloring of the color filter will possibly be accelerated. In such a case, it is advisable that taking-lens with the automatic-iris and closing of the shutter during the power-off mode should be properly arranged. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- c) Brown stains may be seen on the bottom or side of the package. But this does not affect the CCD characteristics.

24 pin DIP



PACKAGE STRUCTURE

PACKAGE MATERIAL	Plastic
LEAD TREATMENT	GOLD PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	1.23g
DRAWING NUMBER	AS-A9-01(E)



- 1. "A" is the center of the effective image area.
- 2. The two points "B" of the package are the horizontal reference. The point "B" of the package is the vertical reference.
- 3. The bottom "C" of the package, and the top of the cover glass "D" are the height reference.
- 4. The center of the effective image area relative to "B" and "B"" is $(H, V) = (8.0, 7.1) \pm 0.075$ mm.
- 5. The rotation angle of the effective image area relative to H and V is $\pm 1^{\circ}$.
- 6. The height from the bottom "C" to the effective image area is 1.41 ± 0.10 mm. The height from the top of the cover glass "D" to the effective image area is 1.49 ± 0.15mm.
- 7. The tilt of the effective image area relative to the bottom "C" is less than 50µm. The tilt of the effective image area relative to the top "D" of the cover glass is less than 50µm.
- 8. The thickness of the cover glass is 0.5mm, and the refractive index is 1.5.
- 9. The notches on the bottom of the package are used only for directional index, they must not be used for reference of fixing.

48