

# **ID242 Series** Flash Memory Card

(Model Numbers: ID242xxx)

Spec No.: CPS0002-002 Issue Date: May, 1998

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2). even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - Office electronics
    - · Instrumentation and measuring equipment
    - Machine tools

SHARP

- · Audiovisual equipment
- Home appliances
- · Communication equipment other than for trunk lines
- (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
  - · Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
  - Mainframe computers
  - Traffic control systems
  - · Gas leak detectors and automatic cutoff devices
  - · Rescue and security equipment
  - · Other safety devices and safety equipment, etc.
- (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
  - · Aerospace equipment
  - · Communications equipment for trunk lines
  - · Control equipment for the nuclear power industry
  - Medical equipment related to life support, etc.
- (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.

# Contents

1.	Introduction P.	. 3
2.	FeaturesP.	. 3
3.	Block DiagramP.	. 4
4.	Pin ConnectionsP.	. 5
5.	Signal DescriptionP.	. 6
6.	Functions P.	. 7
	6. 1 Common Memory P.	. 7
	6. 2 Attribute Memory P.	. 8
	6. 3 Function Table P.	9
7.	Card Information Structure (CIS)P.	9
8.	Card ControlP.	. 12
	8. 1 ResetP.	. 12
	8. 2 Status RegisterP.	12
	8. 3 Write Protect SwitchP.	12
	8. 4 Identifier Codes P.	12
9.	Component Management Register (CMR) P.	14
10.	Command Definitions	16
11.	Electrical SpecificationsP.	17
	11. 1 Absolute Maximum RatingsP.	17
	11. 2 Recommended Operating ConditionsP.	17
	11. 3 Capacitance P.	17
	11. 4 AC Input/Output Test Conditions P.	17
12.	DC CharacteristicsP.	18
13.	AC Characteristics	20
	13. 1 Common Memory Read OperationsP.	20
	13. 2 Command Write Operations : Common Memory P.	22
	13. 3 Attribute Memory Read OperationsP.	28
	13. 4 Attribute Memory Write OperationsP.	29
	13. 5 Power-Up/Power Down P.	30
14.	Specification ChangesP.	31
15.	Other PrecautionsP.	31
16.	External DiagramsP.	32

#### 1. Introduction

This datasheet is for SHARP's ID242 series flash memory card. This datasheet provides all AC and DC characteristics (including timing waveforms) and a convenient reference for the device command set and the card's integrated registers(including the Flash Memory's status registers). This datasheet provides description of the methods which are very helpful for customer to use the card.

#### 2. Features

2.1 Type

Flash Memory Card

2.2 Overview

		ID242Dxx	ID242Exx	ID242Gxx	ID242Hxx	ID242Kxx	ID242Lxx			
Common			4Mbyte 8Mbyte		10Mbyte	16Mbyte	20Mbyte			
Memory Capacity	Word	1Mword	2Mword	4Mword	5Mword	8Mword	10Mword			
Device	.1	LH28F008SC 2devices	LH28F008SC 4devices	LH28F008SC 8devices	LH28F008SC 10devices	LH28F016SC 8devices	LH28F016SC 10devices			
Attribute Memory Capasity		2Kbyte (Note:standard CIS is not writable)								
Supply Vo	oltage	Smart Voltage								
Access tim	ne	150ns(@Vcc=5v) 250ns(@Vcc=3.3v)								
Erase Unit		64K word blocks								
Program/Erase Cycles		100,000cycles/Block								
External Dimensions		PCMCIA Type 1 54.0× 85.6× 3.3mm								
							T1050-01			


1000-0

2.3	Interface	Parallel I/O Interface
2.4	Function Table	See Function Table in page. 9
2.5	Pin Connections	See Pin Connections in page. 6

(Card connector: JC20-J68S-NB3 JAE or FCN-568J068-G/0 Fujitsu)

- 2.7 Operating Temperature 0 to 60°C
- 2.8 Storage Temperature -20 to 65°C
- 2.9 Not designed for rated radiation hardened.

# SHARP



4



# 4. Pin Connections

	Table 1. P	in Co	nnections					· ····	
PIN No.	SIGNAL	I/O	FUNCTION	ACTIVE	PIN No.	SIGNAL	I/O	FUNCTION	ACTIVE
1	GND		Ground		35	GND		Ground	
2	D <sub>3</sub>	I/O	Data Bit 3		36	CD <sub>1</sub> #	0	Card Detect 1	LOW
3	D4	I/O	Data Bit 4		37	D <sub>11</sub>	I/O	Data Bit 11	
4	D5	I/O	Data Bit 5		38	D <sub>12</sub>	I/O	Data Bit 12	
5	D <sub>6</sub>	I/O	Data Bit 6		39	D <sub>13</sub>	I/O	Data Bit 13	
6	D7	I/O	Data Bit 7		40	D <sub>14</sub>	I/O	Data Bit 14	
7	CE1#	Ι	Card Enable 1	LOW	41	D <sub>15</sub>	I/O	Data Bit 15	
8	A10	I	Address Bit 10	·	42	CE <sub>2</sub> #	Ι	Card Enable 2	LOW
9	OE#	Ι	Output Enable	LOW	43	VS <sub>1</sub> #	0	Voltage Sense 1	
10	A11	Ι	Address Bit 11		44	RFU		Reserved	
11	A9	Ι	Address Bit 9		45	RFU		Reserved	
12	A8	Ι	Address Bit 8		46	A <sub>17</sub>	Ι	Address Bit 17	
13	A13	Ι	Address Bit 13		47	A <sub>18</sub>	Ι	Address Bit 18	
14	A14	Ι	Address Bit 14		48	A <sub>19</sub>	Ι	Address Bit 19	
15	WE#	Ι	Write Enable	LOW	49	A <sub>20</sub>	Ι	Address Bit 20	
16	RDY/BSY#	0	Ready Busy	LOW	50	A <sub>21</sub>	Ι	Address Bit 21	
17	Vcc		Supply Voltage		51	V <sub>cc</sub>		Supply Voltage	
18	Vpp1		Program Voltage		52	V <sub>pp2</sub>		Program Voltage	
19	A16	Ι	Address Bit 16		53	A <sub>22</sub>	Ι	Address Bit 22	
20	A15	Ι	Address Bit 15		54	A <sub>23</sub>	Ι	Address Bit 23	
21	A12	I	Address Bit 12		55	A <sub>24</sub>	Ι	Address Bit 24	
22	A7	Ι	Address Bit 7			A <sub>25</sub>	I	Address Bit 25	

24	A5	[ I	Address Bit 5	
25	A4	Ι	Address Bit 4	
26	A <sub>3</sub>	Ι	Address Bit 3	
27	A <sub>2</sub>	Ι	Address Bit 2	
28	Ai	Ι	Address Bit 1	
29	A <sub>0</sub>	Ι	Address Bit 0	
30	$D_0$	I/O	Data Bit 0	
31	Dı	I/O	Data Bit 1	
32	D2	I/O	Data Bit 2	
33	WP	0	Write Protect	HIGH
34	GND		Ground	

58	RESET	Ι	Reset	HIGH
59	RFU		Reserved	
60	RFU		Reserved	
61	REG#	Ι	Atribute Memory Select	LOW
62	BVD <sub>2</sub>	0	Battery Boltage Detect 2	
63	BVD	0	Battery Boltage Detect 1	
64	D <sub>8</sub>	1/0	Data Bit 8	
65	D <sub>9</sub>	I/O	Data Bit 9	
66	D <sub>10</sub>	I/O	Data Bit 10	
67	CD <sub>2</sub> #	0	Card Detect 2	LOW
68	GND		Ground	

# 5. Signal Description

Symbol	1/O	Electrical Interface	Function
A0-A25	1	Pull-down (250kΩ@Vcc=5v)	ADDRESS INPUTS: These are address bus lines which enable direct addressing of memor on the card. Signal $A_0$ is not used in word access mode. The syster should NOT access memory beyond the card's density, because the upper addresses are not decoded.
D0-D15	1/0	Pull-down (250kΩ@Vcc=5v)	DATA INPUT/OUTPUT: D <sub>0</sub> through D <sub>15</sub> constitute the bi-directional data bus. D <sub>15</sub> is the mos significant bit.
CE1#,CE2#	1	Pull-up (250k Ω @Vcc=5v)	CARD ENABLE 1 & 2: CE1# enables D0-D7, CE2# enables D8-D15.
OE#	1	Pull-up (250k Ω @ Vcc=5v)	OUTPUT ENABLE: Active low signal gating read data from the memory card.
WE#	1	Pull-up (250kΩ@Vcc=5v)	WRITE ENABLE: Active low signal gating write data to the memory card.
RDY/BSY#	0		READY/BUSY OUTPUT: Indicates status of internally timed erase or write activities. ID24 series has two types of Ready/Busy output mode; PCMCIA mode and High-Performance mode. In PCMCIA mode, a high output indicates the memory card is ready to accept accesses. A low output indicates that a device in the memory card is busy. In High-Performance mode, the card outputs low when the card is in default state. A high output indicates at least one of flash memory devices in the card comes to be ready to accept accesses.
CD#, CD2#	0	Pull-down OW	CARD DETECT 1 & 2: These signals provide for card insertion detection. The signals ar connected to ground internally on the memory card, and will be forced low whenever a card is placed in the socket. The host socket interface circuitry shall supply 10K or larger pull-up resistors on these signa pins.
WP	0	Low:Pull-down 0w High:Pull-up 100kW	WRITE PROTECT: Write Protect reflects the status of the Write Protect switch on th memory card. WP set to high = write protected.
VPP1, VPP2		· • · · · · · · · · · · · · · · · · · ·	WRITE/ERASE POWER SUPPLY 1 & 2:
Vcc			CARD POWER SUPPLY:
GND			GROUND:
REG#	1	Pull-up (250kw @Vcc=5v)	REGISTER SELECT: Provides access to attribute memory when REG# is low.
RESET	1	Pull-up (250kW @Vcc=5v)	RESET: Active high signal for placing card in Power-On Default State.
BVD1, BVD2	0	Pull-up 100kW	BATTERY VOLTAGE DETECT 1 & 2: These signals are pulled high to maintain SRAM card compatibility.
VS1#, VS2#	0	VS1#: Pull-down or N.C. VS2#: N.C.	VOLTAGE SENSE 1 & 2: Notifies the host socket of the CIS's VCC requirements. VS # is pulled down to ground when using the standard CIS, that indicate 3.3V operating is available. And when using the EEPROM for CIS, the VS2 is open. That indicate the available operation voltage is 5V only.
RFU			RESERVED FOR FUTURE USE


#### 6. Functions

6.1 Common Memory

#### 6.1.1 Common Memory Architecture

Figure 2 shows common memory architecture of ID242 series flash memory card. Device pair is consisted of two pieces of flash memory devices. Each device has individually erasable and lockable blocks. All blocks are divided into odd bytes and even bytes.

Each device pair and block is selected by address bits. Table 3 shows definitions of address bits.










Figure 2. Common Memory Architecture

Table	3.	Address	Difinitions
-------	----	---------	-------------

Address Pifinitions	2MB - 10MB	16MB , 20MB		
Select Even / Odd byte in the byte access mode.	A0			
Select address in the block.	A16~A1			
Select a block.	A20~A17	A21~A17		
Select a device pair.	A25~A21	A25~A22		
		T1051-01		

#### 6. 1. 2 Erase

Erase is executed one block at a time. Erasable block size is 64K bytes in byte access mode and 128K bytes in word access mode.

#### 6. 1. 3 Address Decoding

The higher address area of ID242 series flash memory card which goes beyond common memory area is not decoded in common memory access. It means that the system will access to random memory address of the memory card even if system will try to access to the memory address which exceeds memory capacity of the card. Please do not access to the memory address which goes beyond memory capacity of the card.

As an enhanced function, the memory card enables to output invalid data (either of 0000h or FFFFh) when system will access to the memory address which exceeds memory capacity of the card. Please contact our sales & marketing support to find concrete way of setting.

#### 6.2 Attribute Memory

Figure 3 shows attribute memory map of ID242 series flash memory card. Attribute memory is contained within the Card Control Logic. Attribute memory contains the Card Information Structure (CIS) and Component Management Registers (CMRs). The CIS contains tuple information and is located at even byte addresses beginning with address 0000h (Please refer to section 7). The standard CIS of ID242 series flash memory card is hardwired and is for read only. As an enhanced function, the hardwired CIS area is switchable to EEPROM so that customer can program required CIS. Please contact our sales & marketing support to find concrete way of setting. The CMRs are located at even byte addresses beginning with address 4000h (Please refer to section 9).




Figure 3. Attribute Memory Map

## 6.3 Function Table

#### 6.3.1 Common Memory Access

Table 4. Common Memory Access

Mode	REG#	CE <sub>2</sub> #	CE <sub>1</sub> #	A <sub>0</sub>	OE#	WE#	D <sub>15-8</sub>	D <sub>7-0</sub>
Stand-by	X	Н	Н	X	X	X	High-Z	High-Z
	Н	Н	L	L	L	Н	High-Z	Even
Byte Read	Н	Н	L	Н	L	Н	High-Z	Odd
Word Read	Н	L	L	X	L	Н	Odd	Even
Odd Byte Read	Н	L	Н	X	L	Н	Odd	High-Z
D . W/ '.	Н	Н	L	L	Н	L	Don't care	Even
Byte Write	Н	Н	L	Н	Н	L	Don't care	Odd
Word Write	Н	L	L	Х	Н	L	Odd	Even
Odd Byte write	Н	L	Н	X	Н	L	Odd	Don't care

#### 6.3.2 Attribute Memory Access

Table 5. Attribute Memory Access

Mode	REG#	CE <sub>2</sub> #	CE <sub>1</sub> #	A <sub>0</sub>	OE#	WE#	D <sub>15~8</sub>	D <sub>7~0</sub>
Stand-by	X	Н	Н	Х	X	X	High-Z	High-Z
Byte Read	L	Н	L	L	L	Н	High-Z	Even
	L	Н	L	Н	L	Н	High-Z	XXX
Word Read	L	L	L	X	L	Н	XXX	Even
Odd Byte Read	L	L	Н	X	L	Н	XXX	High-Z
	L	Н	L	L	Н	L	Don't care	Even
Byte Write	L	Н	L	Н	Н	L	Don't care	Don't care
Word Write	L	L	L	X	Н	L	Don't care	Even
Odd Byte write	L	L	Н	Х	Н	L	Don't care	Don't care

The standard CIS is for read only. Write operation is only for CMRs and CIS on EEPROM

## 7. Card Information Structure (CIS)

The CIS is contained within attribute memory (Please refer to section 6.2). Table 6 shows standard CIS tuples, but it is for read only. As an enhanced function, the hardwired CIS area is switchable to EEPROM so that customer can program required CIS. Please contact our sales & marketing support to find concrete way of setting.

# SHARP

Address	Value	Description
00h	01h	Device Info (Common Memory)
02h	04h	Tuple Link
04h	57h	Flash Memory
06h	22h	Access Time 150ns
		Capacity
	06h	2MB
	0Eh	4MB
08h	1Eh 26h	8MB 10MB
	3Eh	16MB
	4Eh	20MB
0Ah	FFh	End of Tuple
0Ch	1Ch	Device Info (Common Memory
		Other Conditions)
0Eh	05h	Tuple Link
10h	02h	Conditions 3Vcc
12h	57h	Flash Memory
14h	32h	Access Time 250ns
		Capacity
	06h	2MB
174	0Eh	4MB
16h	1Eh 26h	8MB 10MB
	3Eh	16MB
	4Eh	20MB
18h	FFh	End of Tuple
1 Ah	17h	Device Info ID
	1/11	(Attribute Memory)
lCh	04h	Tuple Link
lEh	1Fh	ROM
20h	2Ah	Access Time 200ns
22h	01h	Capacity 2KB
24h	FFh	End of Tuple
26h	1Dh	Device Info ID
		(Attribute Memory)
28h	05h	Tuple Link
2Ah	02h	Conditions 3Vcc
2Ch	17h	ROM
2Eh	2Ah	Access Time 200ns
30h	01h	Capacity 2KB
32h	FFh	End of Tuple
34h	18h	JEDEC Code ID
36h	02h	Tuple Link
38h	89h	Manufacture Code
3Ah	A6h	Device Code
	00h	End of Tuple
3Ch		
	15h	Version Info Level 1
3Ch	15h 23h	
3Ch 3Eh		Version Info Level 1 Tuple Link Major Version

Address	Value	Description
46h	53h	S :Product Info
48h	48h	Н
4Ah	41h	А
4Ch	52h	R
4Eh	50h	Р
50h	00h	END TEXT
52h	49h	Ι
54h	44h	D
56h	32h	2
58h	34h	4
5Ah	53h	S
5Ch	52h	R
5Eh	20h	SPACE
60h	00h	END TEXT
62h	53h	S :Maker Info
64h	48h	Н
66h	41h	A
68h	52h	R
6Ah	50h	Р
6Ch	20h	SPACE
6Eh	43h	С
70h	4Fh	0
72h	52h	R
74h	50h	Р
76h	4Fh	0
78h	52h	R
7Ah	41h	A
7Ch	54h	Т
7Eh	49h	I
80h	4Fh	0
82h	4Eh	N
84h	00h	END TEXT
86h	FFh	End of Tuple
88h	lAh	Configuration Info
8Ah	05h	Tuple Link
8Ch	Olh	2 Bytes Field
8Eh	06h	Last Index of Configuration Table
90h	00h	CMRs Base Adress(LSB)
92h	40h	CMRs Base Adress(MSB)
94h	0Bh	CMR Mask
96h	00h	Null
98h	lBh	Configuration Table Entry 1
9Ah	0Fh	Tuple Link
9Ch	01h	Index
9Eh	02h	Vcc & Vpp
A0h	79h	Parameter Selection
A2h	55h	Vcc Voltage 5V

Table 6. Standard CIS

CPS0002-002@May.1998



Address	Value	Description	
A4h	0Ch	Icc Static 1.2mA	
A6h	06h	Icc Average 100mA	
A8h	06h	Icc Peak 100mA	-
AAh	23h	Icc Powerdown 50mA	
ACh	79h	Parameter Selection	-
AEh	D5h	Vpp Voltage 5V	
B0h	7Dh	NC OK	
B2h	1Bh	Ipp Static 150mA	
B4h	75h	Ipp Average 80mA	-
B6h	75h	Ipp Peak 80mA	
B8h	52h	Ipp Powerdown 50mA	
BAh	1Bh	Configuration Table Entry 2	
BCh	0Fh	Tuple Link	
BEh	02h	Index	_
C0h	02h	Vcc & Vpp	-
C2h	79h	Parameter Selection	$\rightarrow$
C4h	55h	Vcc Voltage 5V	
C6h	0Ch	Icc Static 1.2mA	
C8h	00h	Icc Average 100mA	
CAh	06h	Ice Peak 100mA	-+
CCh	23h	Ice Powerdown 50mA	$\rightarrow$
CEh	23h 79h	Parameter Selection	
D0h	8Eh	Vpp Voltage 12V	$\dashv$
D0h	7Dh	NC OK	$\rightarrow$
D2h D4h	1Bh	Ipp Static 150mA	
D4n D6h	35h	Ipp Average 30mA	$\rightarrow$
			$\rightarrow$
D8h DAh	35h 52h	Ipp Peak 30mA Ipp Powerdown 50mA	-+
DAn	1Bh	Configuration Table Entry 3	$\rightarrow$
DEh	1Bh 11h	Tuple Link	$\rightarrow$
E0h	03h	Index	
E2h	02h	Vcc & Vpp	
E4h E6h	79h B5h	Parameter Selection	
		Vcc Voltage 3.3V	
E8h	1Eh		$\rightarrow$
EAh	0Ch	Icc Static 1.2mA	
ECh	7Dh	Icc Average 90mA	$\rightarrow$
EEh	7Dh	Icc Peak 90mA	
F0h	1Bh	Icc Powerdown 150mA	-+
F2h	79h	Parameter Selection	
F4h	B5h	Vpp Voltage 3.3V	
F6h	9Eh		$\rightarrow$
FAh	1Bh	Ipp Static 150mA	$\rightarrow$
FCh	75h	Ipp Average 80mA	$ \rightarrow $
FEh	75h	Ipp Peak 80mA	$\rightarrow$
100h	52h	Ipp Powerdown 50mA	
102h	1Bh	Configuration Table Entry 4	

CIS (Co	ntinued)	)
Address	Value	Description
104h	10h	Tuple Link
106h	04h	Index
108h	02h	Vcc & Vpp
10Ah	79h	Parameter Selection
10Ch	B5h	Vcc Voltage 3.3V
10Eh	1Eh	
110h	0Ch	Ice Static 1.2mA
112h	7Dh	Icc Average 90mA
114h	7Dh	Icc Peak 90mA
116h	1Bh	Icc Powerdown 150mA
118h	79h	Parameter Selection
11Ah	8Eh	Vpp Voltage 12V
11Ch	7Dh	NC OK
11Eh	lBh	Ipp Static 150mA
120h	35h	Ipp Average 30mA
122h	35h	Ipp Peak 30mA
124h	52h	Ipp Powerdown 50mA
126h	00h	Null
128h	00h	Null
12Ah	lEh	Device Geometry
12Ch	06h	Tuple Link
12Eh	02h	Bus: 2bytes
130h	l l h	Erase Block: 64Kbytes
132h	01h	Read size: 1byte
134h	01h	Write size: 1byte
136h	01h	Partation: 1block
138h	01h	Non-interleaved
13Ah	20h	Manufacturer ID
13Ch	04h	Tuple Link
13Eh	B0h	
140h	00h	Manufacturer Code
		Manufacturer Info:
	06h	2MB
142h	07h 09h	4MB 8MB
14211	09h 0Ah	10MB
	0Dh	16MB
	0Eh	20MB
144h	33h	Manufacturer Info: DVO
146h	21h	Function Identification
148h	02h	Tuple Link
14Ah	01h	Function: MEMORY
14Ch	00h	System Init: None
14Eh	FFh	End of CIS

Table 8. Standard CIS (Continued)

## 8. Card Control

#### 8.1 Reset

The card is in initial state directly after power-up. But we recommend to do reset operation after power-up to make sure to initialize the card.

During block erase, byte write, or lock-bit configuration modes, an active RESET will abort the operation. RDY/ BSY# remains low until the reset operation completes. Memory contents being altered are no longer valid; the data may be partially erased or written. The host must wait after RESET goes to logic-Low ( $V_{IL}$ ) before it can write another command, as determined by  $t_{PHWL}$ .

It is important to assert RESET to the card during a system reset. If a CPU reset occurs without a card reset, the host will not be able to read from the card if that card is in a different mode when the system reset occurs.

For example, if an end-user initiates a host reset when the card is in read status register mode, the host will attempt to read code from the card, but will actually read status register data. Sharp's ID242 Series Flash Memory Card allows proper card reset following a system reset through the use of the RESET input.

#### 8.2 Status Register

Each flash memory device in the card has status register. The status register may be read to determine when a write, block erase, or lock-bits configuration is complete, and whether that operation completed successfully (please refer to Table 10). It may be read at any time by writing the Read Status Register command (70h, 7070h) into the CUI. In word access mode, the status register data of even byte devices are output to D7~0, and the status register data of odd byte devices are output to D15~8.

#### 8.3 Write Protect Switch

The ID242 Series Flash Memory Card has a write protect switch on the back of the card. When the switch is in the write protect position, the card blocks all writes to the common and attribute memory without Card Management Registers region (see Figure 5).

#### 8.4 Read Identifier Codes / Lock bits Information

Manufacture Code and Device Code are contained within each flash memory device in the memory card. The identifier code operation is initiated by writing the Read Identifier Codes command (90h, 9090h) into the CUI of each memory device. The specific address of each device is necessary to be selected to read these codes (Table 8).




Figure 4. Write Protect Switch

# SHARP

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
SR.7	SR.6	SR.5	SR.4	SR.3	SR.2	SR.1	SR.0
WSMS	ESS	ECLBS	BWSLBS	VPPS	BWSS	DPS	RFU
$1 = \operatorname{Ret}_{0}$ $0 = \operatorname{Bus}_{0}$ $SR.6 = \operatorname{ERASH}_{1} = \operatorname{Era}_{0}$ $0 = \operatorname{Era}_{0}$ $SR.5 = \operatorname{ERASH}_{1} = \operatorname{Err}_{0}$ $0 = \operatorname{Suc}_{0}$ $SR.4 = \operatorname{BYTE}_{1} = \operatorname{Err}_{0}$ $SR.4 = \operatorname{BYTE}_{1} = \operatorname{Err}_{0}$ $SR.3 = \operatorname{VPP}_{0} SR$ $SR.3 = \operatorname{VPP}_{0} SR$ $SR.2 = \operatorname{BYTE}_{1} = \operatorname{Byt}_{0}$ $SR.1 = \operatorname{DEVIC}_{1} = \operatorname{Ma}_{0}$	ady Sy Se Suspended se Suspended se in Progress E AND CLEA or In Block E ccessful Block WRITE ANE Block/Master Plock Detect P Low Detect P Low Detect P OK WRITE SUS e Write Susp e Write in Pr Se PROTECT	s/Completed AR LOCK-BIT frasure or Clea c Erase or Clea c Eras	S STATUS r Lock-Bits ar Lock-Bits BIT STATUS bort JS sted t and/or	word/byte wi SR.6-0 are in If both SR.5 a bit configur sequence was SR.3 does no level. The W3 only after I Block/Master sequences. S feedback only SR.1 does no and block loo master lock-b Erase, Word command sec on the attemp master lock-b the block lock	ot provide a co SM interrogate: Block Erase, r Lock-bit, or R.3 is not gua $\gamma$ when $V_{PP}=V_P$ t provide a con ck-bit values. it t, block lock-b /Byte Write, quences. If info oted operation, bit is set, and/oc c and master lo cead Identifier	t configuratio .7="0". 's after a block t, an improp ontinuous indi s and indicates , W or d/B y to Clear Lock-t ranteed to rep PH1/2/3' tinuous indica The WSM in bit, and RP# or or Lock-bit o orms the syste if the block I or RP# is not ck configurati Codes comm	n completion a crase or lock- er command ication of $V_{PP}$ level bits command ports accurate the Write, Set bits command ports accurate the set ally after Block configuration em, depending lock-bit is set 12V. Reading on codes after

#### Table 8. Identifier Codes / Lock bits

	Select Device-pair	Address in Device	Even/Odd	Data Output D7-D0		
	A25-A21	A20-A1	A0	2MB - 10MB	16MB , 20MB	
Manufacture Identifier Code	DPA	00000h	0:Even 1:Odd	89h	89h	
Device Identifier Code	DPA	00001h	0:Even 1:Odd	A6h	AAh	
Block Lock		X0002h	0:Even	BLKD		
Configuration	DPA	(X: Select Block)	1:Odd	D0: 0=Unlock, 1=Lock D7-D1: Reserved		
			0.5	MLKD		
Master Lock Configuration	DPA	00003h	0:Even 1:Odd	D0: 0=Unlock, 1=Lock D7-D1: Reserved		

NOTE: A0 is ignored in word access mode, and D15-D8 outputs the Odd byte data.

DPA: Address as select device pair

BLKD: Block Lock Configuration Data

MLKD: Master Lock Configuration Data

13

## 9. Component Management Registers (CMR)

Component Management Registers (CMR) are mapped at even byte locations beginning at address 4000h in attribute memory.

#### 9.1 Configuration Option Register (Address:4000h)

Address	Bit.7	Bit.6	Bit.5	Bit.4	Bit.3	Bit.2	Bit.1	Bit.0	
4000h	SRESET		Reserved						
SRESET: 1=Reset State 0=End Reset Cycle									

#### 9. 2 Card Configuration Register (Address:4002h)

Address	Bit.7	Bit.7Bit.6Bit.5Bit.4Bit.3Bit.2Bit.1Bit.3								
4002h			Reserved	PWDN	Rese	erved				
	PWDN:	1=Power-D Device pair Down. 0=Power-U	s that apoint	ed by Sleep	Control Reg	ister(4118h-4	11Ah) are ii	n Power-		

#### 9.3 Socket and Copy Register (Address:4006h)

Address	Bit.7	Bit.6	Bit.5	Bit.4	Bit.3	Bit.2	Bit.1	Bit.0		
4006h	Reserved		Copy No.		Soket No.					
Soket No.: Socket Number Copy No.: Copy Number										
	The card may use to distinguish between similar cards installed in a system.									

T1053-01

#### 9.4 Card Status Register (Address:4100h)

	<b>.</b> .		,						
Address	Bit.7	Bit.6	Bit.5	Bit.4	Bit.3	Bit.2	Bit. I	Bit.0	
4100h	ADM	ADS	SRESET	CMWP	PWDN	CISWP	WP	RDY/BSY	
ADM: ORed value of the Ready/Busy Mask Register.									
1 = Any device is masked. $0 = All$ Devices are not Masked.									
ADS: ORed value of the Sleep Control Register.									
1 = Any device-pair is Controled power-down by bit.2 of the Card Configuration									
Register.									
	SRESET:	Reflects the	bit.7 of the	Configuratio	n Option Re	gister.			
	CMWP:	Reflects the	bit.1 of the	Write Protec	tion Register	г.			
	PWDN:	Reflects the	bit.2 of the	Card Config	uration Regi	ster.			
	CISWP:	Reflects the	bit.0 of the	Write Protec	tion Register	r.			
	WP:	Indicates th	e Write Prote	ect Switch st	atus.				
		l = Write P	rotect Switch	n: ON  I = W	/rite Protect	Switch: OFI	7		
	RDY/BSY:	Reflects the		0					
1 = All devices are READY. $0 = Any$ device is BUSY.									
								T1054-01	



#### 9.5 Write Protection Register (Address:4104h)

Address	Bit.7	Bit.6	Bit.5	Bit.4	Bit.3	Bit.2	Bit.1	Bit.0	
4104h	Reserved BLKEN CMWP CIS								
	CMWP:	Common M 1 = Commo Common M	Block Locki lemory Write	e Protect vithout CIS Write Protec	region in W t	rite Protect S	tatus		

NOTE: ID242 series ignores BLKEN bit. Block Locking is always enable.

#### 9.6 Sleep Control Register (Address:4118h~411Ah)

-		•		-						
Address	Bit.7 Bit.6		Bit.5	Bit.4	Bit.3	Bit.2	Bit.1	Bit.0		
411Ah		Reserved								
4118h	Rese	erved	DEV10/11	DEV8/9	DEV6/7	DEV4/5	DEV2/3	DEV0/1		
	1= Select sleep mode device-pair If set to "1", the corresponding device-pairs are putted into deep power-down mode by PWDN bit of Configuration Status Register.									

T1047-01

#### 9.7 Ready/Busy Mask Register (Address:4120h~4122h)

-				,							
Address	Bit.7	Bit.6	Bit.5	Bit.4	Bit.3	Bit.2	Bit.1	Bit.0			
4122h		Rese	erved	DEV11	DEV10	DEV9	DEV8				
4120h	DEV7	DEV6	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0			
1 = Mask the Rdy/Bsy# The corresponding device's Rdy/Bsy# signals to set bit are ignored for card's RDY/BSY# output.											

T1040-01

#### 9.8 Ready/Busy Status Register (Address:4130h~4132h)

Address	Bit.7	Bit.6	Bit.3	Bit.2	Bit.1	Bit.0					
4132h		Rese	DEV11	DEV10	DEV9	DEV8					
4130h DEV7 DEV6 DEV5 DEV4 DEV3 DEV2 DEV1 DEV0											
1=READY 0=BUSY Each bit indicates the corresponding device's Rdy/Bsy# signal.											

T1041-01

#### 9.9 Ready/Busy Mode Register (Address:4140h)

Address	Bit.7	Bit.6	Bit.5	Bit.4	Bit.3	Bit.2	Bit.1	Bit.0					
4140h		Reserved RACK MODE											
RACK: Ready Acknowledge Bit Must clear this bit after receiving ready status to prepare for next device's ready transition. MODE: RDY/BSY# Mode 1 = High-Performance Mode 0 = PCMCIA Mode													
								T1055-0					

#### 10. Command Definitions

Device operations are determined by writing specific commands to the Command User Interface. Table 9 defines the commands.

Table 9.	Command	Definitions
----------	---------	-------------

Commond	Note	Fi	rst Bus Cy	cle	Sec	ond Bus C	ycle
Command	INOLE	Operation	Address	Data	Operation	Address	Data
Read Array / Reset		Write	DA	FFh (FFFFh)	-	-	-
Read Identifier Codes	1	Write	DA	90h (9090h)	Read	IA	ID
Read Status Register	2	Write	DA	70h (7070h)	Read	DA	SRD
Clear Status Register		Write	DA	50h (5050h)	-	-	-
Word/Byte Write	3	Write	WA	40h (4040h) or 10h (1010h)	Read	WA	WD
Block Erase	3	Write	BA	20h (2020h)	Write	BA	D0h (D0D0h)
Block Erase and Word/Byte Write Suspend	3	Write	DA	B0h (B0B0h)	-	-	-
Block Erase and Word/Byte Write Resume	3	Write	DA	D0h (D0D0h)	-	-	-
Set Block Lock-Bit		Write	BA	60h (6060h)	Write	BA	01h (0101h)
Set Master Lock-Bit		Write	DA	60h (6060h)	Write	DA	Flh (F1F1h)
Clear Block Lock-Bit		Write	DA	60h (6060h)	Write	DA	D0h (D0D0h)
Address	•	Data	k	<u>.</u>	<b>4</b>		
IA =Identifier code Address		ID =]	ldentifier C	lodes			
WA =Write Address		WD =	Write Data				

BA	=Block Address	SRD	=Data from Status Register

DA =Device Address

Note:

- 1. Following the Read Identifier Codes command, read operations access manufacture, device, block lock, and master lock codes.
- 2. Status Register may be read to determine when a write, block erase, or lock bit configuration is complete, and whether that operation completed successfully.
- 3. If the block is locked, block erase or write operations are desabled.
- 4. This command is not available.

# 11. Electrical Specifications

#### 11.1 Absolute Maximum Ratings

PARAMETER	NOTE	SYMBOL	RATING	UNIT
Supply Voltage	2	V <sub>cc</sub>	-0.3 to 6.0	v
Program Voltage	2	V <sub>PP</sub>	-2.0 to 14.0	V
Input Voltage	2	V <sub>IN</sub>	-0.3 to Vcc+0.3(Max:6.0)	V
Operating Temperature	1	T <sub>OPR</sub>	0 to 60	°C
Storage Temperature		Т <sub>зто</sub>	-20 to 65	°C

#### NOTES:

- 1. Operating temperature is for commercial product defined by this specification.
- 2. All specified voltages are with respect to GND. During transitions, this level may undershoot to -2.0v for periods <20ns or overshoot to Vcc+2.0v for periods <20ns.

#### 11.2 Recommended Operating Conditions

PARAMETER	NOTE	SYMBOL	MIN	MAX	UNIT
		V <sub>cc1</sub>	3.0	3.6	V
Supply Voltage		V <sub>cc2</sub>	4.75	5.25	V
		V <sub>CC3</sub>	4.5	5.5	V
		V <sub>PP1</sub>	3.0	3.6	V
Program Voltage		V <sub>pp2</sub>	4.5	5.5	V
		V <sub>PP3</sub>	11.4	12.6	V
Operating Temperature		T <sub>OPR</sub>	0	60	°C

#### 11.3 Capacitance

#### Ta=25°C, f=1MHz

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITION
Input Capacitance	C <sub>IN</sub>	-	15	-	pF	V <sub>IN</sub> =0.0V
Input/Output Capacitance	C <sub>IO</sub>	-	25	·-	pF	V <sub>OUT</sub> =0.0V

## 11.4 AC Input/Output Test Conditions




Figure 5. Transient Input/Output Reference Waveform

Figure 8 shows Input/Output level and test level for AC test. Input rise and fall times (10% to 90%) < 10ns.

# 12. DC Characteristics

PARAMETER	SYM-		Densi-	Vcc=3.3	$V\pm$ 0.3V		V± 5% ñ 10%	UNIT	TEST CONDITION	
	BOL	TE	ty	MIN	MAX	MIN	MAX			
Input Low Voltage	VIL	1			0.3Vcc		1.5	V		
Input High Voltage	$V_{IH}$	1		0.7Vcc		3.5		V		
	-I <sub>IL1</sub>	2			± 2.0		± 2.0	μΑ	$V_I = 0V$	
Input Low Current	-I <sub>IL2</sub>	3		2.0	30.0	8.0	60.0	μA	$V_I = 0V$	
Input High Current	I <sub>IH1</sub>	3			± 2.0		± 2.0	μΑ	$V_I = Vcc$	
input righ Current	I <sub>IH2</sub>	2		2.0	30.0	8.0	60.0	μΑ	$V_I = Vcc$	
Output Low Voltage	Voli	4,5	:		-		0.4	V	$I_{OL} = 6mA$	
Output Low Voltage	VOLI	4,5	-		0.4		-	V	$I_{OL} = 3mA$	
	N	4		-		4.0		V	Iон = -3mA	
	Vоні	4		Vcc-0.5		-		V	Iон = -1.5mA	
Output High Voltage	v			-		4.0		V	Iон = -6mA	
	V <sub>OH2</sub>	5		Vcc-0.5		-		V	Iон = -3mA	
			2MB		240		240	μΑ		
			4MB		450		450	μΑ	1	
Vcc Stand-by Current	т	6	8MB		850		850	μA	$CE_1$ #, $CE_2$ #=Vcc $A_0 \sim A_{25}$ =GND	
	I <sub>ccs</sub>	0	10MB		1050		1050	μΑ	I <sub>out=0mA</sub>	
			16MB		850		850	μA		
			20MB		1050		1050	μΑ	1	
		1	2MB		45		75	μΑ		
			4MB		70		110	μΑ	RESET=Vcc	
Vcc Deep Power-Down	т		8MB		120		170	μΑ	$CE_1$ #, $CE_2$ #=Vcc	
Current	I <sub>CCD</sub>	I <sub>CCD</sub> 6	6	10MB		145		205	μΑ	A0~A25=GND
			16MB		185		205	μΑ	I <sub>our=0mA</sub>	
			20MB		225		250	μΑ		
Vcc Read Current	I <sub>ccr</sub>	6,8			90		100	mA	CE1#,CE2#=GND Iout=0mA	
<u> </u>					35		-	mA	$V_{\tt PP}{=}3.3V{\pm}0.3V$	
Vcc Word Write or Set Lock-Bit Current	I <sub>ccw</sub>	6,9			35		75	mA	$V_{\text{PP}}{=}5.0V{\pm}10\%$	
					25		65	mA	$V_{PP}=12.0V\pm5\%$	
					35		-	mA	$V_{\tt PP}{=}3.3V{\pm}0.3V$	
Vcc Block Erase or Clear Lock-Bit Current	I <sub>cce</sub>	6,9			35		65	mA	$V_{\text{PP}}{=}5.0V{\pm}10\%$	
Ciour Lock-Dit Current					25		55	mA	$V_{\text{PP}=12.0V}\pm5\%$	
VccWord Write or Block Erase Suspend Current	I <sub>ccws</sub> I <sub>cces</sub>	6			13		21	mA		
Vcc Lockout Voltage	Vlko			2.0		2.0		V		

 $(Ta = 0 \text{ to } 60^{\circ}\text{C})$ 

# SHARP

PARAMETER	SYM-	NO-	Densi-	Vcc=3.3V	$V \pm 0.3 V$		V± 5% /± 10%	UNIT	TEST CONDITION		
TARAMETER	BOL	TE	ty	MIN	MAX	MIN	MAX	01111			
· · · · · · ,			2MB		± 30		± 30	μΑ			
			4MB		$\pm$ 60		$\pm$ 60	μΑ			
			8MB		± 120		± 120	μΑ	VPP≦ Vcc		
			10MB		± 150		$\pm 150$	μΑ	VPP 🖻 VCC		
			16MB		± 120		± 120	μΑ	1		
V <sub>pp</sub> Stand-by or Read	Ipps		20MB		± 150		$\pm$ 150	μΑ			
Current	I PPR	6	2MB		0.4		0.4	mA			
			4MB		0.8		0.8	mA			
			8MB		1.6		1.6	mA	V <sub>PP</sub> >Vcc		
			10MB		2.0		2.0	mA			
			16MB		1.6	-	1.6	mA			
			20MB		2.0		2.0	mA			
······			2MB		10		10	μA			
	I <sub>PPD</sub>		4MB		20		20	μΑ			
V <sub>vv</sub> Deep Power-Down			8MB		40		40	μΑ			
Current		PD 6	10MB		50		50	μA			
			16MB		40		40	μA			
			20MB		50		50	μA			
					80			mA	$V_{PP}{=}3.3V{\pm}0.3V$		
V <sub>pp</sub> Word Write or Set Lock-Bit Current	I	6,9			80		80	mA	$V_{PP}=5.0V\pm 10\%$		
					32		32	mA	$V_{PP}=12.0V\pm5\%$		
					40		-	mA	$V_{PP}=3.3V\pm0.3V$		
V <sub>pp</sub> Block Erase or Clear Lock-Bit Current	I <sub>PPE</sub>	6,9			40		40	mA	$V_{PP}{=}5.0V{\pm}10\%$		
elear Lock-Dir Current					32		32	mA	$V_{PP}=12.0V\pm 5\%$		
			2MB		400		400	μA			
			4MB		430		430	μΑ			
			8MB		500		500	μA	V S Vee		
			10MB		530		530	μΑ	Vrr≦ Vcc		
			16MB		500		500	μA			
V <sub>PP</sub> Word Write or Block Erase Suspend	I <sub>PPWS</sub>		20MB		530		530	μA			
Slock Brase Slispend	I PPWS	6					0.4	mA			

			10MB	2.0	2.0	mA	v pp > v CC
			16MB	1.6	1.6	mA	
			20MB	2.0	2.0	mA	
V <sub>pp</sub> Lockout Voltage	VPPLK	7,9		1.5	1.5	v	

#### NOTE:

- 1. These parameters are applied to all input pins and all i/put/output pins in input mode.
- 2. These parameters are applied to  $A_0{\sim}A_{25}$  and  $D_0{\sim}D_{15}$  in input mode.
- 3. These parameters are applied to CE<sub>1</sub>#,CE<sub>2</sub>#,WE#,OE#,REG# and RESET.
- 4. These parameters are applied to RDY/BSY#.
- 5. These parameters are applied to  $D_0 \sim D_{15}$  in output mode.
- 6. All currents are in RMS unless otherwise notes.
- 7. Block erase, word/byte write, and lock-bit configurations are inhibited when  $V_{pp} \leq V_{PPLK}$ , and guaranteed in the  $V_{PP}$  Voltage is  $V_{PP1}$ ,  $V_{PP2}$  or  $V_{PP3}$ .
- 8. Automatic Power Savings(APS) reduces typical I<sub>CCK</sub> to 30mA at Vcc=5V and 20mA at Vcc=3.3V in static operation.

9. Sampled.

T1048-01

## **13. AC Characteristics**

Testing Conditions :		
1) Input Pulse Level	:	1.5 to 3.5V (@Vcc=5V±5%,Vcc=5V±10%)
		0 to 3.0V (@Vcc=3.3±0.3V)
2) Input Rise/Fall Time	:	10ns
3) Input/Output Timing Reference Level	:	2.5V (@Vcc=5V±5%,Vcc=5V±10%)
		1.5V (@Vcc=3.3V±0.3V)
4) Output Load	:	1TTL+100pF (@Vcc=5V±5%,Vcc=5V±10%)
(including scope and jig capacitance)		1TTL+50pF (@Vcc=3.3V±0.3V)

#### 13.1 Common Memory Read Operations

 $(Ta = 0 \text{ to } 60^{\circ}C)$ 

	SYM	IBOL	Vcc=3.3	V± 0.3V	Vcc=5	V± 5%	Vcc=5	V± 10%	
PARAMETER	IEEE	JEIDA/ PCMCIA	MIN	MAX	MIN	MAX	MIN	MAX	Unit
Read Cycle Time	t <sub>AVAV</sub>	t <sub>cr</sub>	250	-	150	-	160	-	
Address Access Time	t <sub>avqv</sub>	t <sub>a</sub> (A)	-	250	-	150	-	160	
CE# Access Time	t <sub>elqv</sub>	t <sub>a</sub> (CE)	-	250	-	150	-	160	
OE# Access Time	t <sub>GLQV</sub>	t <sub>a</sub> (OE)	-	125	-	75	-	80	
Output Disable Time from CE1#,CE2# *	t <sub>ehqz</sub>	t <sub>dis</sub> (CE)	-	100	-	75	-	80	
Output Disable Time from OE# *	t <sub>GHQZ</sub>	t <sub>dis</sub> (OE)	-	100	-	75	-	80	ns
Output Enable Time from CE1#,CE2#	t <sub>elqnz</sub>	ten(CE)	5	-	5	-	5	-	
Output Enable Time from OE#	t <sub>glqnz</sub>	ten(OE)	5	-	5	-	5	-	
Data Valid Time from Address Change		t <sub>v</sub> (A)	0	-	0	-	0	-	

\*:Time until output becomes floating. (The output voltage is not defined.)

T1043-01






Figure 6. AC Waveforms for Read Operations

Note) 1. WE# = "HIGH", during a read cycle.

- 2. Either "HIGH" or "LOW" in diagonal areas.
- 3. The output data becomes valid when last interval, ta (A), ta (CE) or ta (OE) have concluded.

13. 2 Command Write Operations : Common Memory

13. 2. 1 WE# Controlled Write Operations

	SYMBOL		CONDITION	Vcc=3.3	I In:	
PARAMETER	IEEE	PCMCIA	CONDITION	MIN	MAX	
Write Cycle Time	t <sub>avav</sub>	t <sub>cw</sub>		250	-	ns
Address Setup Time	t <sub>AVWL</sub>	t <sub>su</sub> (A)		30	-	ns
Write Recovery Time	t <sub>whax</sub>	t <sub>rec</sub> (WE)		30	-	ns
Data Setup Time for WE#	t <sub>DVWH</sub>	t <sub>su</sub> (D-WEH)		80	-	ns
Data Hold Time	t <sub>whDx</sub>	$t_h(D)$		30	-	ns
OE# Hold Time from WE#	t <sub>whgl</sub>	t <sub>h</sub> (OE-WE)	· · · ·	120	_	ns
CE# Setup Time for WE#	t <sub>elwh</sub>	t <sub>su</sub> (CE-WEH)		180		ns
Address Setup Time for WE#	t <sub>avwh</sub>	t <sub>su</sub> (A-WEH)		180	_	ns
Write Pulse Width	t <sub>wlwh</sub>	t <sub>w</sub> (WE)		150	-	ns
WE# High to RDY/BSY# going Low	t <sub>whrl</sub>			-	140	ns
RESET Recovery Time	t <sub>phwl</sub>			1	-	μs
V <sub>PP</sub> Setup Time	t <sub>vpwh</sub>			180	-	ns
VPP Hold Time	t <sub>ovvl</sub>			0	-	ns
			$V_{PP}=3.3V\pm0.3V$	15	-	μs
Word/Byte Write Time	t <sub>whqv1</sub>		$V_{PP}=5V\pm~10\%$	8.2	-	μs
			$V_{PP}=12V\pm5\%$	6.7	-	μ s
			$V_{PP}=3.3V\pm0.3V$	1.5	-	S
Block Erase Time	t <sub>whqv2</sub>		$V_{PP}=5V\pm~10\%$	1.0	<u>_</u>	s
			$V_{PP}=12V\pm5\%$	0.8	-	s
			$V_{\text{PP}}=3.3V\pm0.3V$	18	-	μs
Set Lock-Bit Time	t <sub>whqv3</sub>		$V_{PP}=5V\pm10\%$	11.2	-	μs
	:		$V_{\text{PP}}{=}12V{\pm}~5\%$	9.7	-	μs
			$V_{PP}=3.3V\pm0.3\%$	1.5	-	s
Clear Block Lock-Bits Time	t <sub>whqv4</sub>		VPP=5 $V$ ± 10%	1.0	-	S
			$V_{\text{PP}}\text{=}12V\pm~5\%$	0.8	-	s
			$V_{\text{PP}}{=}3.3V{\pm}~0.3\%$	-	10.0	μs
Word / byte Suspend Latency Time to Read	t <sub>whrhi</sub>		$V$ PP=5V $\pm$ 10%	-	9.3	μs
			$V_{PP}=12V\pm~5\%$	-	10.4	μs
			$V_{\text{PP}}{=}3.3V{\pm}~0.3\%$	-	21.1	μs
Erase Suspend Latency Time to Read	t <sub>whrh2</sub>		$V_{\text{PP}}{=}5V{\pm}~10\%$	-	17.2	μs
			$V_{PP}=12V\pm 5\%$	-	17.2	μs

(Vcc=3.3V  $\pm$  0.3V,Ta=0 to 60  $^{\circ}\!C$  )

T1044-01

		SYMBOL CONDITION		Vcc=5V $\pm$ 5%		Vcc=5	V± 10%	Unit
PARAMETER	IEEE	PCMCIA	CONDITION	MIN	MAX	MIN	MAX	
Write Cycle Time	t <sub>AVAV</sub>	t <sub>cW</sub>		150	-	150	-	ns
Address Setup Time	t <sub>AVWL</sub>	t <sub>su</sub> (A)		20	-	20	-	ns
Write Recovery Time	t <sub>whax</sub>	t <sub>ree</sub> (WE)		20	-	20	-	ns
Data Setup Time for WE#	t DVWH	t <sub>su</sub> (D-WEH)	i	50	-	50	-	ns
Data Hold Time	t <sub>whdx</sub>	t <sub>h</sub> (D)		20	-	20	-	ns
OE# Hold Time from WE#	t <sub>whGL</sub>	t <sub>h</sub> (OE-WE)		80	-	80	-	ns
CE# Setup Time for WE#	t <sub>elwh</sub>	t <sub>su</sub> (CE-WEH)		100	-	100	-	ns
Address Setup Time for WE#	t <sub>avwh</sub>	t <sub>su</sub> (A-WEH)		100	-	100	-	ns
Write Pulse Width	t <sub>wlwh</sub>	t <sub>w</sub> (WE)		80	-	80	-	ns
WE# High to RDY/BSY# going Low	t <sub>whrl</sub>			-	140	-	140	ns
RESET Recovery Time	t <sub>phwl</sub>			1	_	1	-	μs
VPP Setup Time	t <sub>vpwh</sub>			100	-	100	-	ns
V <sub>PP</sub> Hold Time	t <sub>ovvl.</sub>			0	-	0	-	ns
Word/Byte Write Time			$V_{\mathtt{PP}}{=}5V{\pm}~10\%$	6.5	-	6.5	-	μs
word/Dyte write Time	t <sub>whqv1</sub>		$V_{PP}=12V\pm5\%$	4.8	-	4.8	-	μs
Block Erase Time	t t		$V_{\text{PP}}\text{=}5V\pm~10\%$	0.9	-	0.9	-	s
	t <sub>whqv2</sub>		$V_{PP}=12V\pm5\%$	0.3	-	0.3	-	s
Set Lock-Bit Time	l t		$V_{\text{PP}}{=}5V{\pm}~10\%$	9.5	-	9.5	-	μs
	t <sub>whqv3</sub>		$V_{PP}=12V\pm5\%$	7.8	-	7.8	-	μs
Clear Block Lock-Bits	t <sub>whqv4</sub>		$V_{PP}=5V\pm 10\%$	0.9	-	0.9	-	s
Time	WHQV4		Vpp=12V± 5%	0.3	-	0.3	-	S
Word / byte Suspend Latency	t <sub>whrh1</sub>		$V_{PP}=5V\pm10\%$	-	7.0	-	7.0	μs
Time to Read	WIKH		$V_{PP}=12V\pm 5\%$	-	7.5	-	7.5	μs
Erase Suspend Latency Time to Read	t <sub>whrh2</sub>		$V_{PP}=5V\pm 10\%$	-	13.1	-	13.1	μs
to tread			$V_{\mathtt{PP}}$ =12V $\pm$ 5%	-	12.6	-	12.6	μs

 $(Vcc=5V\pm 5\%, Vcc=5V\pm 10\%Ta = 0 \text{ to } 60^{\circ}C)$ 

T1049-01




Figure 7. AC Waveforms for Write Operations (WE# Controlled)

Note) While the data signal is in output mode, do not apply an opposite phase input signal.



#### 13. 2. 2 CE# Controlled Write Operations

		SYMBOL	CONDITION	Vcc=3.3	V± 0.3V	I.I.:
PARAMETER	IEEE	PCMCIA	- CONDITION -	MIN	MAX	Unit
Write Cycle Time	t <sub>AVAV</sub>	t <sub>cw</sub>		250	-	ns
Address Setup Time	t <sub>AVEL</sub>	t <sub>su</sub> (A)		30	-	ns
Write Recovery Time	t <sub>ehax</sub>	t <sub>ree</sub> (CE)		30	-	ns
Data Setup Time for CE#	t dveh	t <sub>su</sub> (D-CEH)		60	-	ns
Data Hold Time	t <sub>ehdx</sub>	t <sub>h</sub> (D)		30	-	ns
OE# Hold Time from CE#	t <sub>ehgl</sub>	t <sub>h</sub> (OE-CE)		120	-	ns
WE# Setup Time for CE#	t <sub>wleh</sub>	t <sub>su</sub> (WE-CEH)		180	-	ns
Address Setup Time for CE#	t <sub>aven</sub>	t <sub>su</sub> (A-CEH)		180	-	ns
Write Pulse Width	t <sub>eleh</sub>	t <sub>w</sub> (CE)		150	_	ns
CE# High to RDY/BSY# going Low	t <sub>ehrl</sub>			-	140	ns
RESET Recovery Time	t <sub>PHEL</sub>			1	-	μs
V <sub>PP</sub> Setup Time	t <sub>vpeh</sub>			180	_	ns
VPP Hold Time	t <sub>ovvl</sub>			0	_	ns
			$V_{\text{PP}=3.3}\text{V}\pm~0.3\text{V}$	15	_	μs
Word/Byte Write Time	t <sub>ehqvi</sub>		$V_{PP}=5V\pm10\%$	8.2	-	μs
			$V_{PP}=12V\pm~5\%$	6.7	-	μs
			$V_{\text{PP}}\text{=}3.3V\pm0.3V$	1.5	-	S
Block Erase Time	t EHQV2		$V_{PP}=5V\pm 10\%$	1.0	-	s
			$V_{\text{PP}}$ =12V $\pm$ 5%	0.8	-	S
			$V_{PP}=3.3V\pm0.3V$	18	-	μs
Set Lock-Bit Time	t <sub>ehqv3</sub>		$V_{PP}=5V\pm10\%$	11.2	_	μ s
			$V_{PP}=12V\pm5\%$	9.7	-	μs
			$V_{PP}=3.3V\pm0.3V$	1.5	-	s
Clear Block Lock-Bits Time	t <sub>ehqv4</sub>		$V_{PP}=5V\pm 10\%$	1.0	-	S
Time			$V_{PP}=12V\pm5\%$	0.8	-	S
			$V_{PP}=3.3V\pm0.3V$	-	10.0	μs
Word / byte Suspend Latency Time to Read	t EHRHI		$V_{PP}=5V\pm10\%$	-	9.3	μs
I HIG TO INCOU			Vpp=12V ± 5%	-	10.4	μs
			$V_{\text{PP}}\text{=}3.3\text{V}\pm~0.3\text{V}$	-	21.1	μs
Erase Suspend Latency Time to Read	t <sub>ehrh2</sub>		$V_{PP}=5V\pm10\%$	-	17.2	μs
io neau	EINVII2		$V_{PP}=12V\pm5\%$	-	17.2	μs

 $(Vcc=3.3V \pm 0.3V Ta = 0 to 60^{\circ}C)$ 


T1045-01

CPS0002-002@May.1998

		(	VCC-5V-	- J <i>7</i> 0, VCC		)%, Ta=0	(U UU y
S	SYMBOL	CONDITION	Vcc=5	V± 5%	Vcc=5V	$l \pm 10\%$	Unit
EEE	PCMCIA	CONDITION	MIN	MAX	MIN	MAX	Om
VAV	t <sub>cW</sub>		150	-	150	-	ns
			20	-	20	-	ns
			20	-	20	-	ns
			50	-	50	-	ns
HDX	t <sub>h</sub> (D)		20	-	20	-	ns
HGL	t <sub>h</sub> (OE-CE)		80	-	80	-	ns
VLEH	t <sub>su</sub> (WE-CEH)		100	-	100	-	ns
VEH	t <sub>su</sub> (A-CEH)		100	-	100	-	ns
LEH	t <sub>w</sub> (CE)		80	-	80	-	ns
HRL			-	140	-	140	ns
HEL			1	-	1	-	μs
			100	-	100	-	ns
VVL			0	-	0	-	ns
		$V_{PP}=5V\pm10\%$	6.5	-	6.5	-	μs
							μs
HOV2				-			S
				-			S
NOV3				-		-	μs
				-		-	μs
HOV4				-			<u>s</u>
<u> </u>				7.0			μs
HRHI			-				$\mu s$
		12, 2070					· · ·
		$V_{PP}=5V \pm 10\%$	-	13.1	-	13.1	$\mu$ s
	EEE VAV VAV VEL HAX VEH HDX HDX LEH HRL HEL HEL HQV1 HQV1 HQV2 HQV4	VAV $t_{cW}$ VEL $t_{su}(A)$ HAX $t_{rec}(CE)$ VEH $t_{su}(D-CEH)$ HDX $t_h(D)$ HOL $t_h(OE-CE)$ HOL $t_su(WE-CEH)$ VEH $t_{su}(A-CEH)$ VEH $t_{su}(A-CEH)$ VEH $t_{su}(A-CEH)$ VEH $t_{u}(CE)$ HRL	EEEPCMCIACONDITIONVAV $l_{cW}$	EEE         PCMCIA         CONDITION         MIN           VAV $t_{cW}$ 150	EEE         PCMCIA         CONDITION         MIN         MAX $v_{AV}$ $t_{cW}$ 150         - $v_{AV}$ $t_{su}(A)$ 20         - $w_{EL}$ $t_{su}(A)$ 20         - $w_{EL}$ $t_{su}(A)$ 20         - $w_{EH}$ $t_{rec}(CE)$ 20         - $w_{EH}$ $t_{su}(D-CEH)$ 50         - $H_{DX}$ $t_h(OE-CE)$ 80         - $w_{EH}$ $t_so(WE-CEH)$ 100         - $v_{EH}$ $t_so(A-CEH)$ 100         - $w_{CE}$ 80         -         - $w_{CE}$ 80         -         - $w_{CE}$ 80         -         - $w_{CE}$ 80         -         - $w_{EH}$ $u_{eC}$ 100         - $w_{eC}$ $v_{eC}$ 0         - $w_{eC}$ $v_{ee}$ $v_{ee}$ - $w_{ee}$ $v_{ee}$ $v_{ee}$ -	EEE         PCMCIA         CONDITION         MIN         MAX         MIN           vav $t_{cW}$ 150         -         150           vel $t_{so}(A)$ 20         -         20           HAX         tree(CE)         20         -         20           wel $t_{so}(A)$ 20         -         20           HAX         tree(CE)         20         -         20           wel $t_{so}(D-CEH)$ 50         -         50           HDX $t_h(OE-CE)$ 80         -         80           HGL $t_h(OE-CE)$ 80         -         80           LEH $t_{so}(WE-CEH)$ 100         -         100           VEH $t_{so}(A-CEH)$ 100         -         100           LEH $t_w(CE)$ 80         -         80           HRL         100         -         100         -           WVL         0         -         0         -           WVL         0         -         0         -           HQV1         VPP=5V± 10%         6.5         -         6.5 <td>EEE         PCMCIA         CONDITION         MIN         MAX         MIN         MAX           VAV         <math>t_{cw}</math>         150         -         150         -           VAV         <math>t_{cw}</math>         20         -         20         -           WeL         <math>t_{av}(A)</math>         20         -         20         -           HAX         <math>t_{rec}(CE)</math>         20         -         20         -           WEH         <math>t_{av}(D-CEH)</math>         50         -         50         -           HOX         <math>t_h(D)</math>         20         -         20         -           HGL         <math>t_h(D-CEH)</math>         20         -         20         -           HGL         <math>t_h(OE-CE)</math>         80         -         80         -           LEH         <math>t_w(CE)</math>         80         -         80         -           HRL         -         140         -         140         -           HRL         -         100         -         0         -           VVL         0         -         0.5         -         -           HQVI         VPF=5V±10%         0.9         -         0.9         -</td>	EEE         PCMCIA         CONDITION         MIN         MAX         MIN         MAX           VAV $t_{cw}$ 150         -         150         -           VAV $t_{cw}$ 20         -         20         -           WeL $t_{av}(A)$ 20         -         20         -           HAX $t_{rec}(CE)$ 20         -         20         -           WEH $t_{av}(D-CEH)$ 50         -         50         -           HOX $t_h(D)$ 20         -         20         -           HGL $t_h(D-CEH)$ 20         -         20         -           HGL $t_h(OE-CE)$ 80         -         80         -           LEH $t_w(CE)$ 80         -         80         -           HRL         -         140         -         140         -           HRL         -         100         -         0         -           VVL         0         -         0.5         -         -           HQVI         VPF=5V±10%         0.9         -         0.9         -

(Vcc=5V $\pm$  5%, Vcc=5V $\pm$  10%, Ta=0 to 60° $\pounds$ 

T1046-01



CPS0002-002@May.1998



OE#

Dout

ハイインピーダンス

lligh-Inpedance

## 13.3 Attribute Memory Read Operation

	SYMBOL		Vcc=3.3	$V\pm$ 0.3V	Vcc=5		
PARAMETER	IEEE	JEIDA/ PCMCIA	MIN	MAX	MIN	MAX	Un
Read Cycle Time	t <sub>AVAV</sub>	t <sub>cR</sub>	600	_	300		
Address Access Time	t <sub>AVQV</sub>	t <sub>a</sub> (A)		600		300	
CE# Access Time	t <sub>ELQV</sub>	t <sub>a</sub> (CE)	_	600	_	300	
OE# Access Time	t <sub>GLQV</sub>	ta(OE)	—	300		150	]
Output Disable Time from CE1#,CE2# *	t <sub>ehqz</sub>	tdis(CE)		150		100	ns
Output Disable Time from CE#	t <sub>GHQZ</sub>	t <sub>dis</sub> (OE)		150		100	
Output Disable Time from CE1#,CE2#	t <sub>ELQNZ</sub>	ten(CE)	5	_	5		1
Output Disable Time from OE#	t <sub>glqnz</sub>	t <sub>en</sub> (OE)	5		5		
* : Time until becomes floating. (The output vo	ltage is not de		0 V voltage	for Vcc.	0		T1056
Data Valid Time from Address Change *: Time until becomes floating. (The output vo Note) When the CIS constructed by EEPRC	ltage is not de	efined)			0	_	T1056



tdis(OE)

データ出力確定

Data Output is valid

t<sub>a</sub>(CE)

t<sub>a</sub>(OE)

ten(CE)

 $t_{en}(OE)$ 

F1009-02

 $t_{dis}(CE)$ 


-

#### 13.4 Attribute Memory Write Operation

						(Ta=0∩	~60°C)
		SYMBOL		$3V \pm 0.3V$	Vcc=5		
PARAMETER	IEEE	JEIDA/ PCMCIA	MIN	MAX	MIN	MAX	Unit
Write Cycle Time	t <sub>AVAV</sub>	t <sub>cW</sub>	600	-	250		ns
Address Setup Time	t <sub>AVWL</sub>	t <sub>su</sub> (A)	50	-	30		ns
Write Recovery Time	t <sub>WHAX</sub>	t <sub>rec</sub> (WE)	70	—	30	—	ns
Data Setup Time	t <sub>dvwh</sub>	t <sub>su</sub> (D-WEH)	150		80	—	ns
Data Hold Time	t <sub>whdx</sub>	t <sub>h</sub> (D)	70	—	30	—	ns
Address Setup Time for WE#	t <sub>AVWH</sub>	t <sub>su</sub> (A-WEH)	350	_	180	-	ns
Write Pulse Width	t <sub>wLWH</sub>	t <sub>w</sub> (WE)	300	-	150		ns
Setup Time for OE#	t <sub>GHWL</sub>	t <sub>su</sub> (OE-WE)	35		10		ns
Hold Time for OE#	t <sub>WHGL</sub>	t <sub>h</sub> (OE-WE)	35		10		ns
Setup Time for CE#	t <sub>ELWH</sub>	t <sub>su</sub> (CE)	0		0		ns
Hold Time for CE#	t <sub>GHEH</sub>	t <sub>h</sub> (CE)	35		20	-	ns

T1057-01

Note) When the CIS constructed by EEPROM, this card requires 5V voltage for Vcc.




CPS0002-002@May.1998

#### 13.5 Power-Up/Power Down

	SYMBOL	NOTES	MIN	MAX	UNITS
PARAMETER	PCMCIA	NOTES	MIN	MAA	UNITS
CE# Signal Level $(0.0V < V_{CC} < 2.0V)$	V <sub>i</sub> (CE)	1	0	V <sub>iMAX</sub>	v
CE# Signal Level (2.0V < V <sub>CC</sub> < V <sub>IH</sub> )		1	V <sub>cc</sub> -0.1	V <sub>iMAX</sub>	v
CE# Signal Level (V <sub>IH</sub> < V <sub>CC</sub> )		1	VIH	V <sub>iMAX</sub>	v
CE# Setup Time	$t_{su}\left(V_{CC} ight)$		20		ms
RESET Setup Time	t <sub>su</sub> (RESET)	_	20		ms
CE# Recover Time	$t_{rec} \left( V_{CC} \right)$		1.0		μs
V <sub>CC</sub> Rising Time	t <sub>pr</sub>	2	0.1	300	ms
V <sub>CC</sub> Falling Time	t <sub>pf</sub>	2	3.0	300	ms
RESET Width	tw (RESET)		10		μs
RESET Width	t <sub>h</sub> (Hi-Z RESET)		1		ms
RESET Width	t <sub>s</sub> (Hi–Z RESET)		0		ms

NOTES:

- 1.  $V_{iMAX}$  means Absolute Maximum Voltage for input in the period of  $0.0V < V_{CC} < 2.0 V$ , Vi (CE#) is only  $0.00V V_{iMAX}$
- 2. The t<sub>pr</sub> and t<sub>pf</sub> are defined as "linear waveforms" in the period of 10% to 90%, or vice-versa. Even if the waveform is not a "liner waveform," its rising and falling time must meet this specification.



#### 14. Specification Changes

SHARP


This datasheet is for ID242 series product overview, and final specifications will be submitted for qualification of the memory card. Please note that contents of this datasheet may be revised without announcement beforehand. Please do NOT finalize a system design with this information.

#### **15. Other Precautions**

- Permanent damage occurs if the memory card is stressed beyond Absolute Maximum Ratings. Operation
  beyond the Recommended Operating Conditions is not recommended and extended exposure beyond the
  Recommended Operating Conditions may affect device reliability.
- Writing to the memory card can be prevented by switching on the write protect switch on the end of the memory card.
- Avoid allowing the memory card connectors to come in contact with metals and avoid touching the connectors, as the internal circuits can be damaged by static electricity.
- Avoid storing in direct sunlight, high temperatures (do not place near heaters or radiators), high humidity and dusty areas.
- Avoid subjecting the memory card to strong physical abuse. Dropping, bending, smashing or throwing the card can result in loss of function.
- When the memory card is not being used, return it to its protective case.
- Do not allow the memory card to come in contact with fire.

# SHARP

#### 16. External Diagrams



CPS0002-002@May.1998