


## CMOS SyncFIFO<sup>™</sup> 64 X 9, 256 x 9, 512 x 9, 1,024 X 9, 2,048 X 9, 4,096 x 9 and 8,192 x 9



## FEATURES:

- 64 x 9-bit organization (IDT72421)
- 256 x 9-bit organization (IDT72201)
- 512 x 9-bit organization (IDT72211)
- 1,024 x 9-bit organization (IDT72221)
- 2,048 x 9-bit organization (IDT72231)
- 4,096 x 9-bit organization (IDT72241)
- 8,192 x 9-bit organization (IDT72251)
- 10 ns read/write cycle time (excluding the IDT72251)
- · Read and write clocks can be independent
- Dual-Ported zero fall-through time architecture
- · Empty and Full flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags can be set to any depth
- Programmable Almost-Empty and Almost-Full flags default to Empty+7, and Full-7, respectively
- Output enable puts output data bus in high-impedance state
- Advanced submicron CMOS technology
- Available in the 32-pin plastic leaded chip carrier (PLCC)
- All devices, except the 72251, are available in the ceramic leadless chip carrier (LCC) and 32-pin Thin Quad Flat Pack (TQFP)
- For through-hole product please see the IDT72420/ 72200/72210/72220/72230/72240 data sheet
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range (-40°C to +85°C) is available (plastic packages only)

## **DESCRIPTION:**

The IDT72421/72201/72211/72221/72231/72241/72251 SyncFIFO^{\mbox{\scriptsize TM}} are very high-speed, low-power First-In, First-

Out (FIFO) memories with clocked read and write controls. These devices have a 64, 256, 512, 1,024, 2,048, 4,096, and 8,192 x 9-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication.

These FIFOs have 9-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and two write enable pins (WEN1, WEN2). Data is written into the Synchronous FIFO on every rising clock edge when the write enable pins are asserted. The output port is controlled by another clock pin (RCLK) and two read enable pins (REN1, REN2). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. An output enable pin (OE) is provided on the read port for three-state control of the output.

The Synchronous FIFOs have two fixed flags, Empty ( $\overline{EF}$ ) and Full ( $\overline{FF}$ ). Two programmable flags, Almost-Empty ( $\overline{PAE}$ ) and Almost-Full ( $\overline{PAF}$ ), are provided for improved system control. The programmable flags default to Empty+7 and Full-7 for  $\overline{PAE}$  and  $\overline{PAF}$ , respectively. The programmable flag offset loading is controlled by a simple state machine and is initiated by asserting the load pin ( $\overline{LD}$ ).

These FIFOs are fabricated using IDT's high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.


LD

RCLK REN1

EF PAE

PAF

2655 drw 01



SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc

RS


MILITARY, INDUSTRIAL AND COMMERCIAL TEMPERATURE RANGES

## **JANUARY 1998**


©1998 Integrated Device Technology, Inc For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.

Q0 - Q8

## **PIN CONFIGURATION**



TOP VIEW



### NOTES:

1. The TQFP is not available for the 72251 nor is it available for the 35ns speed grade.

2. The LCC is not available for the 72251 nor is it available for devices tested to the industrial temperature range.

## **PIN DESCRIPTIONS**

Symbol	Name	I/O	Description
Do-D8	Data Inputs	I	Data inputs for a 9-bit bus.
RS	Reset	Ι	When $\overline{RS}$ is set LOW, internal read and write pointers are set to the first location of the RAM array FF and PAF go HIGH, and PAE and EF go LOW. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock	I	Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when the Write Enable(s) are asserted.
WEN1	Write Enable 1	Ι	If the FIFO is configured to have programmable flags, $\overline{\text{WEN1}}$ is the only write enable pin. When $\overline{\text{WEN1}}$ is LOW, data is written into the FIFO on every LOW-to-HIGH transition WCLK. If the FIFO is configured to have two write enables, $\overline{\text{WEN1}}$ must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the $\overline{\text{FF}}$ is LOW.
WEN2/ <u>LD</u>	Write Enable 2/ Load	1	The FIFO is configured at reset to have either two write enables or programmable flags. If WEN2/ $\overline{\text{LD}}$ is HIGH at reset, this pin operates as a second write enable. If WEN2/ $\overline{\text{LD}}$ is LOW at reset, this pin operates as a control to load and read the programmable flag offsets. If the FIFO is configured to have two write enables, $\overline{\text{WEN1}}$ must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the $\overline{\text{FF}}$ is LOW. If the FIFO is configured to have programmable flags, $\overline{\text{WEN2}/\text{LD}}$ is held LOW to write or read the programmable flag offsets.
Q0-Q8	Data Outputs	0	Data outputs for a 9-bit bus.
RCLK	Read Clock	Ι	Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when REN1 and REN2 are asserted.
REN1	Read Enable 1	Ι	When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW.
REN2	Read Enable 2	Ι	When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW.
ŌĒ	Output Enable	Ι	When $\overline{OE}$ is LOW, the data output bus is active. If $\overline{OE}$ is HIGH, the output data bus will be in a high-impedance state.
ĒF	Empty Flag	0	When EF is LOW, the FIFO is empty and further data reads from the output are inhibited. When EF is HIGH, the FIFO is not empty. EF is synchronized to RCLK.
PAE	Programmable Almost-Empty Flag	0	When $\overline{PAE}$ is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default offset at reset is Empty+7. $\overline{PAE}$ is synchronized to RCLK.
PAF	Programmable Almost-Full Flag	0	When PAF is LOW, the FIFO is almost full based on the offset programmed into the FIFO. The default offset at reset is Full-7. PAF is synchronized to WCLK.
FF	Full Flag	0	When $\overline{FF}$ is LOW, the FIFO is full and further data writes into the input are inhibited. When $\overline{FF}$ is HIGH, the FIFO is not full. $\overline{FF}$ is synchronized to WCLK.
Vcc	Power		One +5 volt power supply pin.
GND	Ground		One 0 volt ground pin.

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Com'l & Ind'l	Mil.	Unit
VTERM	Terminal Voltage	-0.5 to +7.0	-0.5 to +7.0	V
	with Respect to			
	GND			
Tstg	Storage	-55 to +125	–65 to +135	°C
	Temperature			
Ιουτ	DC Output	–50 to +50	–50 to +50	mA
	Current			

### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage Com'l/Ind'l/Mil.	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
Vін	Input High Voltage Com'l/Ind'l	2.0	_		V
Vih	Input High Voltage Military	2.2	—		V
VIL	Input Low Voltage Com'l/Ind'l/Mil.			0.8	V
ΤΑ	Operating Temperature Commercial	0	—	70	°C
ΤΑ	Operating Temperature Industrial	-40	_	85	°C
ΤΑ	Operating Temperature Military	-55	_	125	°C

## DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc =  $5V \pm 10\%$ , TA =  $0^{\circ}$ C to +70°C; Industrial: Vcc =  $5V \pm 10\%$ , TA =  $-40^{\circ}$ C to +85°C; Military: Vcc =  $5V \pm 10\%$ , TA =  $-55^{\circ}$ C to +125°C)

		Сог	IDT72421 IDT72201 IDT72211 IDT72231 IDT72231 IDT72241 m'l and Inc 0, 12, 15, 2	-	Cor	IDT72251 n'l and Inc 15, 20, 25,	-		DT7242 DT7220 DT7221 DT7222 DT7223 DT7223 DT7224 Military 20, 25,	)1  1 21 31  1  /	
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI <sup>(2)</sup>	Input Leakage Current (Any Input)	-1	—	1	-1	_	1	-10	_	10	μA
ILO <sup>(3)</sup>	Output Leakage Current	-10	—	10	-10	—	10	-10	_	10	μA
Vон	Output Logic "1" Voltage, IOн = -2mA	2.4	_	_	2.4	_	_	2.4	_	_	V
Vol	Output Logic "0" Voltage, IOL = 8mA	_	_	0.4	_	_	0.4	—	_	0.4	V
ICC1 <sup>(4,5,6,8)</sup>	Active Power Supply Current	_	—	35	_	_	50	—	_	40	mA
ICC2 <sup>(4,7,8)</sup>	Standby Current	_	_	5	—		5	_		5	mA

### NOTES:

1. Industrial temperature range product for the 25 ns speed grade is available as a standard device. All other speed grades are available by special order.

2 Measurements with  $0.4 \le V_{IN} \le V_{CC}$ 

 $\overline{OE} \ge VIH, 0.4 \le VOUT \le VCC.$ З.

4. Tested with outputs open (IOUT = 0).

RCLK and WCLK toggle at 20 MHz and data inputs switch at 10 MHz. 5

Typical ICC1 =  $1.7 + 0.7^{*}$ fs +  $0.02^{*}$ CL\*fs (in mA). 6. These equations are valid under the following conditions:

Vcc = 5V, TA = 25°C, fs = WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at fs/2, CL = capacitive load (in pF). 7. All Inputs = Vcc - 0.2V or GND + 0.2V, except RCLK and WCLK, which toggle at 20 MHz.

8. The Icc1 and Icc2 parameters are improved as compared to previous data sheets. To order product for new designs that require the measurements shown in this data sheet, please specify die revision "W" (see Ordering Information).

## **AC ELECTRICAL CHARACTERISTICS**

(Commercial: Vcc = 5V  $\pm$  10%, TA = 0°C to +70°C; Industrial: Vcc = 5V  $\pm$  10%, TA = -40°C to +85°C; Military: Vcc = 5V  $\pm$  10%, TA = -55°C to +125°C)

	$\frac{1}{2}$				nercial		10 0		litary	Com'l	, Ind'I <sup>(1)</sup> ilitary		o <u>, IX –</u> om'l		tarv	
			21L10 01L10	7242		724	21L15 D1L15	724	11120 21120 01120	7242	21L25 21L25	724	21L35 01L35	7242	<u>tary</u> 21L50 01L50	
			1L10		1L12		11L15	1	11L20	1	1L25		11L35		11L50	
			21L10		21L12		21L15		21L20		21L25		21L35		21L50	
			B1L10		81L12		31L15 41L15		31L20 41L20	1	31L25 11L25		31L35 41L35		31L50 41L50	
		122	11210	122-			51L15		mercial	Com'l ar	(4)	-	51L35	, 22	11200	
								722	51L20	722	51L25	-				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Clock Cycle Frequency		100		83.3	—	66.7		50		40		28.6		20	MHz
tA	Data Access Time	2	6.5	2	8	2	10	2	12	2	15	2	20	3	25	ns
<b>t</b> CLK	Clock Cycle Time	10	—	12	—	15	—	20	—	25	—	35	—	50		ns
<b>t</b> CLKH	Clock High Time	4.5	_	5	_	6	—	8	_	10	_	14	_	20		ns
<b>t</b> CLKL	Clock Low Time	4.5	<u></u>	5	—	6	—	8	—	10	—	14	—	20		ns
tos	Data Set-up Time	3		3	—	4	—	5	_	6	—	7	_	10	_	ns
tDH	Data Hold Time	0.5	<u>Y=</u>	0.5	—	1	—	1	—	1	—	2	_	2		ns
tens	Enable Set-up Time	3		3	—	4	—	5	—	6	—	7	—	10		ns
<b>t</b> ENH	Enable Hold Time	0.5	<u> </u>	0.5	_	1	—	1	—	1	_	2	_	2	_	ns
tRS	Reset Pulse Width <sup>(2)</sup>	10		12	_	15	_	15	_	15	_	35	_	50		ns
tRSS	Reset Set-up Time	8 //	<u> </u>	9	_	10	_	12	_	15	_	20	_	30		ns
trsr	Reset Recovery Time	8		9	_	10	_	12	_	15	_	20	_	30		ns
tRSF	Reset to Flag and Output Time	-400			12	—	15		20		25	—	35		50	ns
tolz	Output Enable to Output in Low-Z <sup>(3)</sup>	0	<u></u>	0	_	0	_	0	_	0	_	0	_	0		ns
tOE	Output Enable to Output Valid	3	6	3	7	3	8	3	10	3	13	3	15	3	28	ns
tонz	Output Enable to Output in High-Z <sup>(3)</sup>	3	6	3	7	3	8	3	10	3	13	3	15	3	28	ns
tWFF	Write Clock to Full Flag		6.5		8	—	10		12		15		20		30	ns
tREF	Read Clock to Empty Flag		6.5		8	_	10		12		15	_	20		30	ns
<b>t</b> PAF	Write Clock to Programmable Almost-Full Flag		6.5	-	8	—	10	–	12	_	15	—	20	_	30	ns
tPAE .	Read Clock to Programmable Almost-Empty Flag		6.5		8	_	10	-	12		15	—	20	_	30	ns
tskew1	Skew time between Read Clock & Write Clock for Empty Flag & Full Flag	5		5	_	6	_	8	—	10	—	12	_	15	_	ns
tskew2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Programmable Almost-Full Flag	14	_	14	_	15	_	16	_	18	_	20	_	22	_	ns

## NOTES:

1. Industrial temperature range is available by special order for speed grades faster than 25ns.

2. Pulse widths less than minimum values are not allowed.

3. Values guaranteed by design, not currently tested.

## AC TEST CONDITIONS

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1


## **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN <sup>(2)</sup>	Input Capacitance	VIN = 0V	10	рF
COUT <sup>(1,2)</sup>	Output Capacitance	Vout = 0V	10	pF

### NOTES:

1. With output deselected ( $\overline{OE} \ge V_{IH}$ ).

2. Characterized values, not currently tested.



or equivalent circuit **Figure 1. Output Load** \*Includes jig and scope capacitances.

## **INPUTS:**

Data In (D0 - D8) — Data inputs for 9-bit wide data.

## **CONTROLS:**

**Reset (RS)** — Reset is accomplished whenever the Reset (RS) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag (FF) and Programmable Almost-Full Flag (PAF) will be reset to HIGH after tRSF. The Empty Flag (EF) and Programmable Almost-Empty Flag (PAE) will be reset to LOW after tRSF. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

Write Clock (WCLK) — A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLK). Data setup and hold times must be met in respect to the LOW-to-HIGH transition of the write clock (WCLK). The Full Flag ( $\overline{FF}$ ) and Programmable Almost-Full Flag ( $\overline{PAF}$ ) are synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

Write Enable 1 (WEN1) — If the FIFO is configured for programmable flags, Write Enable 1 (WEN1) is the only enable control pin. In this configuration, when Write Enable 1 (WEN1) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable 1 (WEN1) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

If the FIFO is configured to have two write enables, which allows for depth expansion, there are two enable control pins. See Write Enable 2 paragraph below for operation in this configuration.

To prevent data overflow, the Full Flag ( $\overline{FF}$ ) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag ( $\overline{FF}$ ) will go HIGH after tWFF, allowing a valid write to begin. Write Enable 1 (WEN1) is ignored when the FIFO is full.

**Read Clock (RCLK)** — Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK). The Empty Flag (EF) and Programmable Almost-Empty Flag (PAE) are synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

The write and read clocks can be asynchronous or coincident.

**Read Enables (REN1, REN2)** — When both Read Enables (REN1, REN2) are LOW, data is read from the RAM array to the output register on the LOW-to-HIGH transition of the read clock (RCLK).

When either Read Enable (REN1, REN2) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (EF) will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag (EF) will go HIGH after tREF and a valid read can begin. The Read Enables (REN1, REN2) are ignored when the FIFO is empty.

**Output Enable (\overline{OE})** — When Output Enable ( $\overline{OE}$ ) is enabled (LOW), the parallel output buffers receive data from the output register. When Output Enable ( $\overline{OE}$ ) is disabled (HIGH), the Q output data bus is in a high-impedance state.

Write Enable 2/Load (WEN2/ $\overline{\text{LD}}$ ) — This is a dualpurpose pin. The FIFO is configured at Reset to have programmable flags or to have two write enables, which allows depth expansion. If Write Enable 2/Load (WEN2/ $\overline{\text{LD}}$ ) is set HIGH at Reset ( $\overline{\text{RS}}$  = LOW), this pin operates as a second write enable pin.

If the FIFO is configured to have two write enables, when Write Enable ( $\overline{WEN1}$ ) is LOW and Write Enable 2/Load ( $WEN2/\overline{LD}$ ) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable ( $\overline{WEN1}$ ) is HIGH and/or Write Enable 2/Load ( $WEN2/\overline{LD}$ ) is LOW, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag ( $\overline{FF}$ ) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag ( $\overline{FF}$ ) will go HIGH after twFF, allowing a valid write to begin. Write Enable 1 ( $\overline{WEN1}$ ) and Write Enable 2/Load ( $\overline{WEN2/LD}$ ) are ignored when the FIFO is full.

The FIFO is configured to have programmable flags when the Write Enable 2/Load (WEN2/LD) is set LOW at Reset ( $\overline{RS}$ =LOW). The IDT72421/72201/72211/72221/72231/ 72241/72251 devices contain four 8-bit offset registers which can be loaded with data on the inputs, or read on the outputs. See Figure 3 for details of the size of the registers and the default values.

If the FIFO is configured to have programmable flags when the Write Enable 1 ( $\overline{WEN1}$ ) and Write Enable 2/Load ( $WEN2/\overline{LD}$ ) are set LOW, data on the inputs D is written into the Empty (Least Significant Bit) offset register on the first LOW-to-HIGH transition of the write clock (WCLK). Data is written into the Empty (Most Significant Bit) offset register on the second LOW-to-HIGH transition of the write clock (WCLK), into the Full (Least Significant Bit) offset register on the third transition, and into the Full (Most Significant Bit) offset register on the fourth transition. The fifth transition of the write clock (WCLK) again writes to the Empty (Least Significant Bit) offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the Write Enable 2/Load (WEN2/LD) pin HIGH, the FIFO is returned to normal read/write operation. When the Write Enable 2/Load (WEN2/ $\overline{LD}$ ) pin is set LOW, the Write Enable 1 ( $\overline{WEN1}$ ) is LOW, the next offset register in sequence is written.

The contents of the offset registers can be read on the output lines when the Write Enable 2/Load (WEN2/LD) pin is set LOW and both Read Enables (REN1, REN2) are set LOW. Data can be read on the LOW-to-HIGH transition of the read clock (RCLK).

A read and write should not be performed simultaneously to the offset registers.

LD	WEN1	WCLK	Selection
0	0		Empty Offset (LSB) Empty Offset (MSB) Full Offset (LSB) Full Offset (MSB)
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

- 1. For the purposes of this table, WEN2 = VIH.
- The same selection sequence applies to reading from the registers. <u>REN1</u> and <u>REN2</u> are enabled and read is performed on the LOW-to-HIGH transition of RCLK.

### Figure 2. Write Offset Register




Figure 3. Offset Register Location and Default Values

## **OUTPUTS**:

**Full Flag (FF)** — The Full Flag (FF) will go LOW, inhibiting further write operation, when the device is full. If no reads are performed after Reset ( $\overline{RS}$ ), the Full Flag ( $\overline{FF}$ ) will go LOW after 64 writes for the IDT72421, 256 writes for the IDT72201, 512 writes for the IDT72211, 1,024 writes for the IDT72221, 2,048 writes for the IDT72231, 4,096 writes for the IDT72241, and 8,192 writes for the IDT72251.

The Full Flag ( $\overline{FF}$ ) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

**Empty Flag (\overline{EF})** — The Empty Flag ( $\overline{EF}$ ) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag (EF) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

**Programmable Almost-Full Flag (\overrightarrow{PAF})** — The Programmable Almost-Full Flag ( $\overrightarrow{PAF}$ ) will go LOW when the FIFO reaches the Almost-Full condition. If no reads are performed after Reset ( $\overrightarrow{RS}$ ), the Programmable Almost-Full Flag ( $\overrightarrow{PAF}$ ) will go LOW after (64-m) writes for the IDT72421, (256-m) writes for the IDT72201, (512-m) writes for the IDT72211, (1,024-m) writes for the IDT72221, (2,048-m)

writes for the IDT72231, (4,096-m) writes for the IDT72241, and (8,192-m) writes for the IDT72251. The offset "m" is defined in the Full offset registers.

If there is no Full offset specified, the Programmable Almost-Full Flag (PAF) will go LOW at Full-7 words.

The Programmable Almost-Full Flag (PAF) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

**Programmable Almost-Empty Flag (PAE)** — The Programmable Almost-Empty Flag (PAE) will go LOW when the read pointer is "n+1" locations less than the write pointer. The offset "n" is defined in the Empty offset registers. If no reads are performed after Reset the Programmable Almost-Empty Flag (PAE) will go HIGH after "n+1" for the IDT72421/72201/72211/72221/72231/72241/72251.

If there is no Empty offset specified, the Programmable Almost-Empty Flag (PAE) will go LOW at Empty+7 words.

The Programmable Almost-Empty Flag ( $\overline{PAE}$ ) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Data Outputs (Qo - Qs) — Data outputs for a 9-bit wide data.

TABL	.E 1:	STAT	US FL	AGS
------	-------	------	-------	-----


I	NUMBER OF WORDS IN FIFO					
72421	72201	72211		PAF	PAE	EF
0	0	0	Н	Н	L	L
1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	Н	Н	L	Н
(n+1) to (64-(m+1))	(n+1) to (256-(m+1))	(n+1) to (512-(m+1))	Н	Н	Н	Н
(64-m) <sup>(2)</sup> to 63	(256-m) <sup>(2)</sup> to 255	(512-m) <sup>(2)</sup> to 511	Н	L	Н	Н
64	256	512	L	L	Н	Н

	NUMBER OF W	ORDS IN FIFO					
72221	72231	72241	72251	FF	PAF	PAE	ĒF
0	0	0	0	Н	н	L	L
1 to n <sup>(1)</sup>	Н	н	L	Н			
(n+1) to (1,024-(m+1))	(n+1) to (2,048-(m+1))	(n+1) to (4,096-(m+1))	(n+1) to (8,192-(m+1))	Н	н	Н	Н
(1,024-m) <sup>(2)</sup> to 1,023	(2,048-m) <sup>(2)</sup> to 2,047	(4,096-m) <sup>(2)</sup> to 4,095	(8,192-m) <sup>(2)</sup> to 8,191	Н	L	Н	Н
1,024	2,048	4,096	8,192	L	L	Н	Н

NOTES:

1. n = Empty Offset (n = 7 default value)

2. m = Full Offset (m = 7 default value)




### NOTES:

1. Holding WEN2/LD HIGH during reset will make the pin act as a second write enable pin. Holding WEN2/LD LOW during reset will make the pin act as a load enable for the programmable flag offset registers.

- 2. After reset, the outputs will be LOW if  $\overline{OE} = 0$  and tri-state if  $\overline{OE} = 1$ .
- 3. The clocks (RCLK, WCLK) can be free-running during reset.


### Figure 4. Reset Timing



### NOTE:

1. tSKEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge for FF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then FF may not change state until the next WCLK edge.


Figure 5. Write Cycle Timing



### NOTE:


tskEw1 is the minimum time between a rising WCLK edge and a rising RCLK edge for EF to change during the current clock cycle. If the time between
the rising edge of RCLK and the rising edge of WCLK is less than tskEw1, then EF may not change state until the next RCLK edge.

Figure 6. Read Cycle Timing



1. When tskew1 ≥ minimum specification, tFRL = tCLK + tskew1 tskewi < minimum specification, tFRL = 2tcLK + tskewi or tcLK + tskewi The Latency Timings apply only at the Empty Boundary ( $\overline{EF} = LOW$ ).


### Figure 7. First Data Word Latency Timing




### NOTE:


1. Only one of the two write enable inputs, WEN1 or WEN2, needs to go inactive to inhibit writes to the FIFO.

Figure 8. Full Flag Timing



1. When tskew1 ≥ minimum specification, tFRL maximum = tCLK + tskew1 tskEw1 < minimum specification, tFRL maximum = 2tcLk + tskEw1 or tcLk + tskEw1 The Latency Timings apply only at at the Empty Boundary (EF = LOW).






### NOTES:

- 1.  $m = \overline{PAF}$  offset.
- 64-m words in FIFO for IDT72421, 256-m words for IDT72201, 512-m words for IDT72211, 1,024-m words for IDT72221, 2,048-m words for IDT72231, 4.096-m words for IDT72241, and 8,192-m words for IDT72251.
- 3. tskEw2 is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to change during that clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskEw2, then PAF may not change state until the next WCLK rising edge.
- 4. If a write is performed on this rising edge of the write clock, there will be Full (m-1) words in the FIFO when PAF goes LOW.

### Figure 10. Programmable Full Flag Timing



### NOTES:

- 1. n = PAE offset.
- 2. tskew2 is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to change during that clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskew2, then PAE may not change state until the next RCLK rising edge.
- 3. If a read is performed on this rising edge of the read clock, there will be Empty + (n-1) words in the FIFO when PAE goes LOW.

### Figure 11. Programmable Empty Flag Timing





Figure 12. Write Offset Registers Timing





## **OPERATING CONFIGURATIONS**

**SINGLE DEVICE CONFIGURATION -** A single IDT72421/ 72201/72211/72221/72231/72241/72251 may be used when the application requirements are for 64/256/512/1,024/2,048/ 4,096/8,192 words or less. When these FIFOs are in a Single Device Configuration, the Read Enable 2 (REN2) control input can be grounded (see Figure 14). In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 14. Block Diagram of Single 64 x 9, 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9, 8,192 x 9 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION - Word width may be increased simply by connecting the corresponding input controls signals of multiple devices. A composite flag should be created for each of the end-point status flags (EF and FF). The partial status flags (AE and AF) can be detected from any one device. Figure 15 demonstrates a 18-bit word width by using two IDT72421/72201/72211/72221/72231/72241/ 72251s. Any word width can be attained by adding additional IDT72421/72201/72211/72221/72231/72241/72251s.

When these FIFOs are in a Width Expansion Configuration, the Read Enable 2 ( $\overline{REN2}$ ) control input can be grounded (see Figure 15). In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.





Figure 15. Block Diagram of 64 x 18, 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, 4,096 x 18, 8,192 x 18 Synchronous FIFO Used in a Width Expansion Configuration

**DEPTH EXPANSION** - The IDT72421/72201/72211/72221/ 72231/72241/72251 can be adapted to applications when the requirements are for greater than 64/256/512/1,024/2,048/ 4,096/8,192 words. The existence of two enable pins on the read and write port allow depth expansion. The Write Enable 2/Load pin is used as a second write enable in a depth expansion configuration thus the Programmable flags are set to the default values. Depth expansion is possible by using one enable input for system control while the other enable input is controlled by expansion logic to direct the flow of data. A typical application would have the expansion logic alternate data access from one device to the next in a sequential manner. These devices operate in the Depth Expansion configuration when the following conditions are met:

- 1. The WEN2/LD pin is held HIGH during Reset so that this pin operates a second Write Enable.
- 2. External logic is used to control the flow of data.

Please see the Application Note "DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOs USING THE RING COUNTER APPROACH" for details of this configuration.

## **ORDERING INFORMATION**




### NOTES:

- 1. Industrial temperature range is available for plastic packages by special order for speed grades faster than 25ns.
- 2. The LCC is not available for the 72251 nor is it available for devices tested to the industrial temperature range.
- 3. The TQFP is not available for the 72251 nor is it available for the 35ns speed grade.
- 4. The 20 ns commercial speed grade is only available for the 72251; however, this device is not available in the 10 ns or 12 ns speed grade.
- 5. To order die revision "W" (improved Icc specs), please specify SCDS-W after the part number.


### LEADLESS CHIP CARRIER (Continued) DCN REV DESCRIPTION DATE APPROVAL. 17285 04 UPDATE TO STANDARDIZE DRAWING D А - D1 – A1 D2 h X 45' 3 PL E2 F E1 E3 - D3 J X 45' B1-NOTES: (UNLES OTHERWISE SPECIFIED) B2 ALL DIMENSIONS ARE IN INCHES. 1. - L1 BSC - BASIC LEAD SPACING 2. BETWEEN CENTERS. L2 Ñ DWG # L32-1 e SYMBOL MIN MAX А .060 .120 A1 .050 .088 B1 .022 .028 **B**2 .072 REF L3 B3 B3 -.006 .022 D 442 .460 D1 .300 BSC e1, 4 PL D2 .150 REF D3 ----.458 CONFIGURATION EXCEPTIONS Ε 540 .560 MIL-M-38510 C-12 E1 .400 BSC NONE JEDEC NOT REGISTERED E2 .200 REF E3 .558 — TOLERANCES UNLESS Integrated Device Technology, Inc. OTHERWISE SPECIFIED .050 BSC е FRAC DEC ANGLES 3236 Scott Blvd., Santa Clara, CA 95051 e1 .015 ± - ± -+ -(408) 727-6116 FAX: (408) 727-2328 h .040 REF APPROVALS DATE J .020 REF DRAWN AA 02/90 L .045 .055 32 PIN LEADLESS CHIP CHECKED L1 .045 .055 CARRIER MKT DWG (RECT.) L2 .077 .093 L3 003 .015 DRAWING NO. SCALE SIZE REV ND 7 PSC-2002 Ν / А А ()4NE 9 Ν 32 DO NOT SCALE DRAWING SHEET 23

🗰 4825771 0021892 TT5 🔳

# LEADLESS CHIP CARRIER (Continued)








## PLCC (Continued)

	DWG			J32-	1
S Y	JEDE	C VA	RIAT	ION	м
		A	E		
L L	MIN	N	M	MAX	É
A	.125	.1	32	.140	
At	.075	.0	78	.095	
A2	.053	· ·	-	.068	
0	.485	.4	90	.495	
D1	.449	.4	51	.453	3,4
D2	.195	.2	05	.215	5
Ε	.585	.5	90	.595	
E1	.549	.5	51	.553	3,4
Ę2	.245	.2	55	.265	5
ND		7	7		
NE		Ş	)		
N		3	2		1

## NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- ⚠ DATUMS A-B AND -D- TO BE DETERMINED AT DATUM PLANE -H-
- DIMENSIONS D1 AND E1 ARE TO BE DETERMINED AT DATUM PLANE -H-
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION, ALLOWABLE MOLD PROTRUSION IS .010 PER SIDE. D1 AND E1 ARE BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- $\triangle$  . Dimensions D2 and E2 are to be determined at seating plane [-C-] contact point
- DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .007 TOTAL MAXIMUM PER LEAD
- A EXACT SHAPE OF EACH CORNER IS OPTIONAL
- A THESE DIMENSIONS DETERMINE THE MAXIMUM ANGLE OF THE LEAD FOR SOCKET APPLICATIONS
- 10 ALL DIMENSIONS ARE IN INCHES
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MS-016, VARIATION AE



REVISIONS

DATE

03/15/95

APPROVED

DESCRIPTION

REDRAW TO JEDEC FORMAT

DCN

27646 07

REV





.

