## IN74ALS161A

# Synchronous 4 Bit Counters; Binary, Direct Reset


This synchronous, presettable counter features an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change conicident with each other when so instructed by the count-enable inputs and internal gating.

This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positivegoing) edge of the clock input wave form.

This counter is fully programmable; that is the outputs may be preset to either level. As presetting is synchronous setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two counter-enable inputs and a ripple carry output. Both countenable inputs (ENABLE P and ENABLE T) must be high to count, and ENABLE T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high level portion of the  $Q_A$  output. The high-level overflow ripple carry pulse can be enable successive cascaded stages. Transitions at the ENPor ENT are allowed regardless of the level of the clock input.


- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Load Control Line
- Diode-Clamped Inputs



#### PIN ASSIGNMENT

	- 1			1
Reset	Ц	1•	1 <b>6</b>	₽ v <sub>cc</sub>
Clock	Ľ	2	1 <b>5</b>	Ripple Carry Out
<b>P</b> 0	Ц	3	14	D 00
<b>P</b> 1	Г	4	13	<b>Q</b> 1
P2	Ľ	5	12	Q2
P3	Ц	6	11	Q3
Enable P	Г	7	10	Enable T
GND	Ц	8	9	Load

#### LOGIC DIAGRAM



PIN 8 = GND

Inputs			Outputs						
Reset	Load	Enable P	Enable T	Clock	Q0	Q1	Q2	Q3	Function
L	Х	Х	Х	Х	L	L	L	L	Reset to "0"
Н	L	Х	Х	Γ	P0	P1	P2	P3	Preset Data
Н	Н	Х	L	μ	No change		No count		
Н	Н	L	Х	Ļ	No change			No count	
Н	Н	Н	Н	5	Count up			Count	
Н	Х	Х	Х	~	No change			No count	

#### FUNCTION TABLE

X=don't care

P0,P1,P2,P3 = logic level of Data inputs

Ripple Carry Out = Enable T • Q0 • Q1 • Q2 • Q3

#### MAXIMUM RATINGS\*

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	7.0	V
V <sub>IN</sub>	Input Voltage	7.0	V
V <sub>OUT</sub>	Output Voltage	5.5	V
Tstg	Storage Temperature Range	-65 to +150	°C

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter			Max	Unit
V <sub>CC</sub>	Supply Voltage			5.5	V
V <sub>IH</sub>	High Level Input Voltage	High Level Input Voltage			V
V <sub>IL</sub>	Low Level Input Voltage			0.8	V
I <sub>OH</sub>	High Level Output Current			-0.4	mA
I <sub>OL</sub>	Low Level Output Current			8.0	mA
$\mathbf{f}_{clock}$	Clock frequency			30	MHz
t <sub>w(clock)</sub>	Width of clock pulse		25		ns
t <sub>w(reset)</sub>	Width of reset pulse		20		ns
		Data inputs P0,P1,P2,P3	20		
t <sub>su</sub>	Setup time	Enable P or T	25		ns
		Load	20		
		Reset	10		
t <sub>h</sub>	Hold time at any input		3		ns
T <sub>A</sub>	Ambient Temperature Range		-10	+70	°C



				Guaranteed Limit		
Symbol	Parameter	Test Conditions		Min	Max	Unit
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = \min, I_{IP}$	$_{\rm N} = -18 ~{\rm mA}$		-1.5	V
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = min, I_0$	$_{\rm H}$ = -0.4 mA	2.5		V
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = min, I_0$	L = 4  mA		0.4	V
		$V_{\rm CC} = \min, I_{\rm O}$	L = 8  mA		0.5	
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = max	Data or enable P		20	μA
		V <sub>IN</sub> =2.7 V	Load, clock or enable T		40	
			Reset		20	
II	Input current at maximum	V <sub>CC</sub> = max	Data or enable P		0.1	mA
	input voltage	V <sub>IN</sub> =7.0 V	Load, clock or enable T		0.2	
			Reset		0.1	
I <sub>IL</sub>	Low Level Input Current	$V_{CC} = max, V_{IN} = 0.4 V$			-0.2	mA
I <sub>o</sub>	Output Short Circuit Current	$V_{CC} = max, V_0 = 2.25 V$ (Note 1)		-15	-112	mA
I <sub>CC</sub>	Supply Current	$V_{CC} = max$			21	mA

## DC ELECTRICAL CHARACTERISTICS over full operating conditions

Note 1: Not more than one output should be shorted at a time, and the duration should not exceed one second.

# AC ELECTRICAL CHARACTERISTICS ( $T_A=25^{\circ}C$ , $V_{CC}=5.0$ V, $C_L=50$ pF, $R_L=500$ $\Omega$ , $t_r$ $t_f=2$ ns)

Symbol	Parameter	Min	Max	Unit
t <sub>PLH</sub>	Propagation Delay, Clock to Ripple carry		26	ns
t <sub>PHL</sub>	Propagation Delay, Clock to Ripple carry		23	ns
t <sub>PLH</sub>	Propagation Delay, Clock (load input high) to Any Q		15	ns
t <sub>PHL</sub>	Propagation Delay, Clock (load input high) to Any Q		17	ns
t <sub>PLH</sub>	Propagation Delay, Clock (load input low) to Any Q		15	ns
t <sub>PHL</sub>	Propagation Delay, Clock (load input low) to Any Q		17	ns
t <sub>PLH</sub>	Propagation Delay, Enable T to Ripple carry		13	ns
t <sub>PHL</sub>	Propagation Delay, Enable T to Ripple carry		13	ns
t <sub>PHL</sub>	Propagation Delay, Reset to Any Q		24	ns
t <sub>PHL</sub>	Propagation Delay, Reset to Ripple carry		28	ns






Figure 1. Switching Waveform

Figure 2. Switching Waveform






Figure 3. Switching Waveform

Figure 4. Switching Waveform






\* Includes all probe and jig capacitance

Figure 5. Switching Waveform

**Figure 6. Test Circuit** 





Sequence illustrated in waveforms:

- 1. Reset outputs to zero.
- 2. Preset to binary twelve.
- 3. Count to thirteen, fourteen, fifteen, zero, one, and two.
- 4. Inhibit.

Figure 7. Timing Diagram

