## IN74HC4053

# **Analog Multiplexer/Demultiplexer High-Performance Silicon-Gate CMOS**

The IN74HC4053 utilize silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from  $V_{CC}$  to  $V_{\rm FE}$ ).


The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input.When the Enable pin is high, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range (V<sub>CC</sub>-V<sub>EE</sub>)=2.0 to 12.0 V
- Digital (Control) Power Supply Range (V<sub>CC</sub>-GND)=2.0 to 6.0 V
- Low Noise

#### LOGIC DIAGRAM

Triple Single-Pole, Double-Position Plus Common Off



 $\begin{aligned} & PIN \ 16 = & V_{CC} \\ & PIN \ 7 = & V_{EE} \\ & PIN \ 8 = & GND \end{aligned}$ 



#### PIN ASSIGNMENT

<b>Y</b> 1 [	1 ●	16		v <sub>cc</sub>
Y0 [	2	15		Y
<b>Z</b> 1 [	3	14		X
zΓ	4	13		<b>X</b> 1
<b>Z</b> 0 [	5	12	þ	<b>X</b> 0
ENABLE [	6	11		A
${ m v}_{ m EE}$ [	7	10		В
GND [	8	9	þ	C

#### **FUNCTION TABLE**

Control Inputs				ON				
Enable		Selec	t	Channels				
	C	В	A					
L	L	L	L	<b>Z</b> 0	Y0	X0		
L	L	L	Н	<b>Z</b> 0	Y0	X1		
L	L	Н	L	<b>Z</b> 0	Y1	X0		
L	L	Н	Н	<b>Z</b> 0	Y1	X1		
L	Н	L	L	Z1	Y0	X0		
L	Н	L	Н	<b>Z</b> 1	Y0	X1		
L	Н	Н	L	<b>Z</b> 1	Y1	X0		
L	Н	Н	Н	<b>Z</b> 1	Y1	X1		
Н	X	X	X	None				

X = don't care



#### MAXIMUM RATINGS\*

Symbol	Parameter	Value	Unit
$V_{CC}$	Positive DC Supply Voltage (Referenced to GND) (Referenced to $V_{EE}$ )	-0.5 to +7.0 -0.5 to +14.0	V
V <sub>EE</sub>	Negative DC Supply Voltage (Referenced to GND)	-7.0 to +0.5	V
V <sub>IS</sub>	Analog Input Voltage	V <sub>EE</sub> - 0.5 to V <sub>CC</sub> +0.5	V
$V_{IN}$	Digital Input Voltage (Referenced to GND)	-1.5 to $V_{CC}$ +1.5	V
I	DC Input Current Into or Out of Any Pin	±25	mA
P <sub>D</sub>	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
$T_{\rm L}$	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	Positive Supply Voltage (Referenced to GND) (Referenced to $V_{\text{EE}}$ )	2.0 2.0	6.0 12.0	V
$V_{\rm EE}$	Negative DC Supply Voltage (Referenced to GND)	- 6.0	GND	V
$V_{IS}$	Analog Input Voltage	$V_{EE}$	$V_{CC}$	V
$V_{\rm IN}$	Digital Input Voltage (Referenced to GND)	GND	$V_{CC}$	V
${ m V_{IO}}^*$	Static or Dynamic Voltage Across Switch	-	1.2	V
$T_A$	Operating Temperature, All Package Types	-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Channel Select $V_{CC}$ = 2.0 V or Enable Inputs) $V_{CC}$ = 4.5 V $V_{CC}$ = 6.0 V	0 0 0	1000 500 400	ns

<sup>\*</sup> For voltage drops across the switch greater than 1.2 V (switch on), excessive V<sub>CC</sub> current may be drawn; i. e., the current out of the switch may contain both V<sub>CC</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range indicated in the Recommended Operating Conditions.

Unused digital input pins must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{\rm CC}$ ). Unused Analog I/O pins may be left open or terminated.



<sup>+</sup>Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C SOIC Package: : - 7 mW/°C from 65° to 125°C

## 

			V <sub>CC</sub>	Guaranteed Limit			
Symbol	Parameter	Test Conditions	V	25 °C to -55°C	≤85 °C	≤125 °C	Unit
$V_{ m IH}$	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	$R_{ON} = Per Spec$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
$ m V_{IL}$	Maximum Low -Level Input Voltage, Channel-Select or Enable Inputs	$R_{ON} = Per Spec$	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
$I_{IN}$	Maximum Input Leakage Current, Channel-Select or Enable Inputs	$V_{IN}=V_{CC}$ or GND, $V_{EE}=-6.0 \text{ V}$	6.0	±0.1	±1.0	±1.0	μА
$I_{CC}$	Maximum Quiescent Supply Current (per Package)	Channel Select = $V_{CC}$ or GND Enable = $V_{CC}$ or GND $V_{IS} = V_{CC}$ or GND	6.0	2	20	40	μА
		$V_{IO}=0 V$ $V_{EE}=GND$ $V_{EE}=-6.0$	6.0	8	80	160	

DC ELECTRICAL CHARACTERISTICS Analog Section

			$V_{CC}$	$V_{EE}$	Guaranteed Limit			
Symbol	Parameter	Test Conditions	V	V	25 °C to -55°C	≤85 °C	≤125 °C	Uni t
R <sub>ON</sub>	Maximum "ON" Resistance	$\begin{aligned} &V_{IN} \!\!=\!\! V_{IL} \text{ or } V_{IH} \\ &V_{IS} \!\!=\!\! V_{CC} \text{ or } V_{EE} \\ &I_S \! \leq \! 2.0 \text{ mA(Figure 1)} \end{aligned}$	4.5 4.5 6.0	0.0 -4.5 -6.0	190 120 100	240 150 125	280 170 140	Ω
		$\begin{aligned} &V_{IN} = V_{IL} \text{ or } V_{IH} \\ &V_{IS} = V_{CC} \text{ or } V_{EE} \\ &(\text{Endpoints}) \\ &I_{S} \leq 2.0 \text{ mA}(\text{Figure 1}) \end{aligned}$	4.5 4.5 6.0	0.0 -4.5 -6.0	150 100 80	190 125 100	230 140 115	
$\Delta R_{ m ON}$	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$\begin{aligned} &V_{IN}\!\!=\!\!V_{IL} \text{ or } V_{IH} \\ &V_{IS}\!=1/2 \; (V_{CC}\!\!-\!V_{EE}) \\ &I_S\!\leq\!2.0 \; \text{mA} \end{aligned}$	4.5 4.5 6.0	0.0 -4.5 -6.0	30 12 10	35 15 12	40 18 14	Ω
$I_{ m OFF}$	Maximum Off- Channel Leakage Current, Any One Channel	$V_{IN}=V_{IL}$ or $V_{IH}$ $V_{IO}=V_{CC}$ - $V_{EE}$ Switch Off (Figure 2)	6.0	-6.0	0.1	0.5	1.0	μА
	Maximum Off- Channel Leakage Current, Common Channel	$ \begin{aligned} &V_{IN} \!\!=\!\! V_{IL} \text{ or } V_{IH} \\ &V_{IO} \!\!=\!\! V_{CC} \!\!-\!\! V_{EE} \\ &\text{Switch Off (Figure 3)} \end{aligned} $	6.0	-6.0	0.1	1.0	2.0	
I <sub>ON</sub>	Maximum On- Channel Leakage Current, Channel to Channel	$V_{IN}=V_{IL}$ or $V_{IH}$ Switch to Switch = $V_{CC}$ - $V_{EE}$ (Figure 5)	6.0	-6.0	0.1	1.0	2.0	μА



## $\textbf{AC ELECTRICAL CHARACTERISTICS}(C_L = 50 pF, Input \ t_i = t_f = 6.0 \ ns)$

			V <sub>CC</sub>	Gua	aranteed L	imit	
Symbol	Parameter		V	25 °C	≤85°C	≤125°C	Unit
				to -55°C			
$t_{PLH}, t_{PHL}$	Maximum Propagation Delay,		2.0	370	465	550	ns
	Analog Output (Figures 8 and	4.5 6.0	74 63	93 79	110 94		
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay	- 1	2.0	60	75	90	ns
	Analog Output (Figures 10 and 11)			12	15	18	
				10	13	15	
$t_{PLZ}, t_{PHZ}$	Maximum Propagation Delay	Enable to Analog	2.0 4.5	290	364	430	ns
	Output (Figures 12 and 13)			58 49	73 62	86 73	
				-	_	, ,	
$t_{PZL}, t_{PZH}$	Maximum Propagation Delay	Enable to Analog	2.0 4.5	345	435	515	ns
	Output (Figures 12 and 13)			69 59	87 74	103 87	
			6.0				
$C_{IN}$	Maximum Input Capacitance, Channel-Select or Enable Inputs			10	10	10	pF
C <sub>I/O</sub>	Maximum Capacitance Analog I/O All Switches Off		-	35	35	35	pF
		All Switches Off					
	Common O/I		-	50	50	50	
	Feedthrough		-	1.0	1.0	1.0	

	Power Dissipation Capacitance (Per Package) (Figure 15)	Typical @25°C,V <sub>CC</sub> =5.0 V, V <sub>EE</sub> =0 V	
$C_{PD}$	Used to determine the no-load dynamic power consumption: $P_D \!\!=\!\! C_{PD} V_{CC}^2 \! f \!\!+\!\! I_{CC} V_{CC}$	45	pF



### **ADDITIONAL APPLICATION CHARACTERISTICS** (GND = 0.0 V)

			V <sub>CC</sub>	$V_{EE}$	Limit*	
Symbol	Parameter	Test Conditions	V	V	25 °C	Unit
BW	Maximum On- Channel Bandwidth or Minimum Frequency Response (Figure 5)	$f_{in}$ =1 MHz Sine Wave Adjust $f_{in}$ Voltage to Obtain 0 dBm at $V_{OS}$ Increase $f_{in}$ Frequence Until dB Meter Reads -3 dB $R_L$ =50 $\Omega$ , $C_L$ =10 pF	2.25 4.50 6.00	-2.25 -4.50 -6.00	120 120 120	МНz
-	Off-Channel Feedthrough Isolation (Figure 6)	$\begin{split} f_{in} &= \text{Sine Wave} \\ & \text{Adjust } f_{in} \text{ Voltage to Obtain 0 dBm at V}_{IS} \\ & f_{in} = 10 \text{ kHz}, \text{ R}_L = &600 \ \Omega, \text{ C}_L = &50 \text{ pF} \\ \\ & f_{in} = 1.0 \text{ MHz}, \text{ R}_L = &50 \ \Omega, \text{ C}_L = &10 \text{ pF} \end{split}$	2.25 4.50 6.00 2.25 4.50 6.00	-2.25 -4.50 -6.00 -2.25 -4.50 -6.00	-50 -50 -50 -40 -40 -40	dB
-	Feedthrough Noise, Channel Select Input to Common O/I (Figure 7)	$V_{IN} \le 1$ MHz Square Wave $(t_r = t_f = 6 \text{ ns})$ Adjust $R_L$ at Setup so that $I_S = 0$ A Enable $= GND$ $R_L = 600 \ \Omega, \ C_L = 50 \ pF$ $R_L = 10 \ \Omega, \ C_L = 10 \ pF$	2.25 4.50 6.00 2.25 4.50 6.00	-2.25 -4.50 -6.00 -2.25 -4.50 -6.00	25 105 135 35 145 190	mVpp
-	Crosstalk Between Any Two Switches (Figure 14)	$\begin{split} f_{in} &= \text{Sine Wave} \\ & \text{Adjust } f_{in} \text{ Voltage to Obtain 0 dBm at V}_{IS} \\ & f_{in} = 10 \text{ kHz},  R_L = &600  \Omega,  C_L = &50  \text{pF} \\ \\ & f_{in} = 1 \text{ MHz},  R_L = &50  \Omega,  C_L = &10  \text{pF} \end{split}$	2.25 4.50 6.00 2.25 4.50 6.00	-2.25 -4.50 -6.00 -2.25 -4.50 -6.00	-50 -50 -50 -60 -60	dB
THD	Total Harmonic Distortion (Figure 16)	$\begin{split} f_{in} &= 1 \text{ kHz, } R_L = 10 \text{ k}\Omega, C_L = 50 \text{ pF} \\ THD &= THD_{Measured}  THD_{Source} \\ V_{IS} &= 4.0 \text{ V}_{PP} \text{ sine wave} \\ V_{IS} &= 8.0 \text{ V}_{PP} \text{ sine wave} \\ V_{IS} &= 11.0 \text{ V}_{PP} \text{ sine wave} \end{split}$	2.25 4.50 6.00	-2.25 -4.50 -6.00	0.10 0.08 0.05	%

<sup>\*</sup> Limits not tested. Determined by design and verified by qualification.






Figure 1. On Resistance Test Set-Up





Figure 2. Maximum Off Channel Leakage Current, Any One Channel, Test Set-U<sub>P</sub>

VCC ANALOG I/O OFF COMMON O/I N/C

Figure 3. Maximum Off Channel Leakage Current, Common Channel, Test Set-U<sub>P</sub>



\* Includes all probe and jig capacitance.

Figure 4. Maximum On Channel Leakage Current, Channel to Channel, Test Set- $U_P$ 





Figure 5. Maximum On Channel Bandwidth,  $Test\ Set\mbox{-}U_P$ 




<sup>\*</sup> Includes all probe and jig capacitance.


Figure 6. Off Channel Feedthrough Isolation,  $\label{eq:Test-UP} \textbf{Test Set-}U_{P}$ 

\* Includes all probe and jig capacitance.

Figure 7.Feedthrough Noise, Channel Select to Common Out, Test Set- $\mathbf{U}_{P}$ 









\* Includes all probe and jig capacitance.

Figure 8. Switching Weveforms

Figure 9. Test Set-U<sub>P</sub>, Channel Select to Analog Out






\* Includes all probe and jig capacitance.

Figure 10. Switching Weveforms

Figure 11. Test Set-U<sub>P</sub>, Analog In to Analog Out








Figure 12. Switching Weveforms

Figure 13. Test Set-U<sub>P</sub>, Enable to Analog Out








Figure 14. Crosstalk Between Any Two Switches, Test Set-U<sub>p</sub>

Figure 15. Power Dissipation Capacitance, Test Set- $\mathbf{U}_{p}$ 




Figure 16. Total Harmonic Distortion, Test Set-U<sub>P</sub>

#### **EXPANDED LOGIC DIAGRAM**

