

FAIRCHILD SEMICONDUCTOR

Data Sheet

January 2002

18A, 200V, 0.180 Ohm, N-Channel Power MOSFETs

These are N-Channel enhancement mode silicon gate power field effect transistors. They are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA17422.

Ordering Information


PART NUMBER	PACKAGE	BRAND
IRF640	TO-220AB	IRF640
RF1S640	TO-262AA	RF1S640
RF1S640SM	TO-263AB	RF1S640


NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-263AB variant in the tape and reel, i.e., RF1S640SM9A.

Features

- 18A, 200V
- r_{DS(ON)} = 0.180Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
- Nanosecond Switching Speed
- Linear Transfer Characteristics
- High Input Impedance
- Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol





Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	IRF640, RF1S640, RF1S640SM	UNITS
Drain to Source Breakdown Voltage (Note 1) V _{DS}	200	V
Drain to Gate Voltage (R _{GS} = 20kΩ) (Note 1) V _{DGR}	200	V
Continuous Drain Current I _D	18	A
$T_{C} = 100^{\circ}C$ I_{D}	11	A
Pulsed Drain Current (Note 3)	72	A
Gate to Source Voltage	±20	V
Maximum Power Dissipation PD	125	W
Dissipation Derating Factor	1.0	W/ ^o C
Single Pulse Avalanche Energy Rating (Note 4) EAS	580	mJ
Operating and Storage Temperature	-55 to 150	°C
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s	300	°C
Package Body for 10s, See TB334	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $125^{\circ}C$.


PARAMETER	SYMBOL	TEST CONDITIONS		TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	I _D = 250μA, V _{GS} = 0V, (Figure 10)		-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 250\mu A$		-	4	V
Zero Gate Voltage Drain Current	IDSS	V_{DS} = Rated BV _{DSS} , V_{GS} = 0V	-	-	25	μA
		$V_{DS} = 0.8 \text{ x} \text{ Rated } \text{BV}_{DSS}, V_{GS} = 0\text{V}, T_{J} = 125^{\circ}\text{C}$	-	-	250	μA
On-State Drain Current (Note 1)	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)MAX}, V_{GS} = 10V$ (Figure 7)	18	-	-	А
Gate to Source Leakage Current	IGSS	$V_{GS} = \pm 20V$	-	-	±100	nA
Drain to Source On Resistance (Note 1)	rDS(ON)	I _D = 10A, V _{GS} = 10V (Figures 8, 9)	-	0.14	0.18	Ω
Forward Transconductance (Note 1)	9fs	$V_{DS} \ge 10V, I_{D} = 11A$ (Figure 12)	6.7	10	-	S
Turn-On Delay Time	t _{d(ON)}	V_{DD} = 100V, $I_D \approx$ 18A, R_{GS} = 9.1 Ω , R_L = 5.4 Ω ,	-	13	21	ns
Rise Time	tr	MOSFET Switching Times are Essentially	-	50	77	ns
Turn-Off Delay Time	t _{d(OFF)}	Independent of Operating Temperature	-	46	68	ns
Fall Time	tf	-		35	54	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q _{g(TOT)}	$\label{eq:VGS} \begin{array}{l} V_{GS} = 10V, \ I_D \approx 18A, \ V_{DS} = 0.8 \ x \ Rated \ BV_{DSS} \\ (Figure 14) \ Gate \ Charge \ is \ Essentially \ Independent \\ of \ Operating \ Temperature \\ I_{G(REF)} = 1.5mA \end{array}$		43	64	nC
Gate to Source Charge	Q _{qs}			8	-	nC
Gate to Drain "Miller" Charge	Q _{gd}			22	-	nC
Input Capacitance	C _{ISS}	V _{DS} = 25V, V _{GS} = 0V, f = 1MHz (Figure 11)		1275	-	pF
Output Capacitance	C _{OSS}			400	-	pF
Reverse Transfer Capacitance	C _{RSS}			100	-	pF
Internal Drain Inductance	LD	Measured From theModified MOSFETContact Screw on Tab toSymbol Showing theCenter of DieInternal Devices	-	3.5	-	nH
		Measured From the Drain Lead, 6mm (0.25in) From Package to Center of Die	-	4.5	-	nH
Internal Source Inductance	LS	Measured From the Source Lead, 6mm (0.25in) from Header to Source Bonding Pad	-	7.5	-	nH
Thermal Resistance Junction to Case	R _{θJC}		-	-	1	°C/W
Thermal Resistance Junction to	R _{θJA}	Free Air Operation, IRF640	-	-	62	°C/W
Ambient	$R_{\theta JA}$	RF1S640SM Mounted on FR-4 Board with Minimum Mounting Pad		-	62	°C/W

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I _{SD}	Modified MOSFET	• D -	-	18	Α
Pulse Source to Drain Current (Note 2)	ISDM	Symbol Showing the Integral Reverse P-N Junction Diode	- S	-	72	A
Source to Drain Diode Voltage (Note 2)	V _{SD}	$T_J = 25^{o}C$, $I_{SD} = 18A$, $V_{GS} = 0V$, (Figur	e 13) -	-	2.0	V
Reverse Recovery Time	t _{rr}	$T_J = 25^{o}C$, $I_{SD} = 18A$, $dI_{SD}/dt = 100A/\mu$	s 120	240	530	ns
Reverse Recovery Charge	Q _{RR}	$T_J = 25^{o}C$, $I_{SD} = 18A$, $dI_{SD}/dt = 100A/\mu s$		2.8	5.6	μC

NOTES:

- 2. Pulse Test: Pulse width \leq 300µs, duty cycle \leq 2%.
- 3. Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).
- 4. V_DD = 50V, starting T_J = 25°C, L = 3.37mH, R_G = 25\Omega, peak I_{AS} = 18A.



Typical Performance Curves Unless Otherwise Specified

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. MAXIMUM TRANSIENT THERMAL IMPEDANCE

Typical Performance Curves Unless Otherwise Specified (Continued)







FIGURE 4. FORWARD BIAS SAFE OPERATING AREA



















FIGURE 7. TRANSFER CHARACTERISTICS





Typical Performance Curves Unless Otherwise Specified (Continued)









FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT








FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE

Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 20. GATE CHARGE WAVEFORMS

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DenseTrench™ DOME™ **EcoSPARK™** E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series™ FAST ® FASTr™ FRFET™ GlobalOptoisolator[™] POP[™] GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

OPTOLOGIC™ OPTOPLANAR™ PACMAN™ Power247™ PowerTrench[®] QFET™ QS™ QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER®

SMART START™ VCX™ STAR*POWER™ Stealth™ SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET™ TinyLogic™ TruTranslation[™] UHC™ UltraFET[®]

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	In Design First Production Full Production