

IRF9540, RF1S9540SM

Data Sheet

July 1999 File Number 2282.6

19A, 100V, 0.200 Ohm, P-Channel Power MOSFETs

These are P-Channel enhancement mode silicon gate power field effect transistors. They are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. They can be operated directly from integrated circuits.

Formerly Developmental Type TA17521.

Ordering Information

DRAIN (FLANGE)

Packaging

PART NUMBER	PACKAGE	BRAND
IRF9540	TO-220AB	IRF9540
RF1S9540SM	TO-263AB	RF1S9540

NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-263AB variant in the tape and reel, i.e., RF1S9540SM9A.


JEDEC TO-220AB

SOURCE DRAIN GATE


Features

- 19A, 100V
- r_{DS(ON)} = 0.200Ω
- Single Pulse Avalanche Energy Rated
- · SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol



JEDEC TO-263AB



IRF9540, RF1S9540SM

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	IRF9540,	
	RF1S9540SM	UNITS
Drain to Source Voltage (Note 1)	-100	V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1)	-100	V
Continuous Drain Current	-19	Α
$T_{C} = 100^{\circ}C$	-12	А
Pulsed Drain Current (Note 3)	-76	Α
Gate to Source Voltage	±20	V
Maximum Power Dissipation (Figure 1)PD	150	W
Linear Derating Factor (Figure 1)	1	W/ ^o C
Single Pulse Avalanche Energy Rating (Note 4) E _{AS}	960	mJ
Operating and Storage Temperature	-55 to 175	°C
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sT _L	300	°C
Package Body for 10s, See Techbrief 334	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $150^{\circ}C$.

Electrical Specifications T_C = 25^oC, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CON	DITIONS	MIN	ТҮР	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	I _D = -250μA, V _{GS} = 0V (Figure 10)		-100	-	-	V
Gate to Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = -250 \mu A$		-2	-	-4	V
Zero Gate Voltage Drain Current	IDSS	V_{DS} = Rated BV _{DSS} , V_{GS} = 0V V_{DS} = 0.8 x Rated BV _{DSS} , V_{GS} = 0V, T_C = 125°C		-	-	-25	μA
				-	-	-250	μA
On-State Drain Current (Note 2)	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON) MAX}, V_{GS} = -10V$		-19	-	-	Α
Gate to Source Leakage Current	IGSS	$V_{GS} = \pm 20V$		-	-	±100	nA
Drain to Source On Resistance (Note 2)	rDS(ON)	I _D = -10A, V _{GS} = -10V (Fig	ures 8, 9)	-	0.150	0.200	Ω
Forward Transconductance (Note 2)	9fs	$V_{DS} > I_{D(ON)} \times r_{DS(ON) MAX}$, $I_D = -6A$ (Figure 12)		5	7	-	S
Turn-On Delay Time	t _{d(ON)}	V _{DD} = -50V, I _D ≈19A, R _G =		-	16	20	ns
Rise Time	t _r	V _{GS} = -10V, (Figures 17, 18		-	65	100	ns
Turn-Off Delay Time	t _{d(OFF)}	MOSFET Switching Times Independent of Operating T		-	47	70	ns
Fall Time	t _f			-	28	70	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q _{g(TOT)}	$ \begin{array}{l} V_{GS}=\text{-10V}, I_{D}=\text{-19A}, V_{DS}=0.8 \text{ x Rated BV}_{DSS},\\ I_{g(REF)}=\text{-1.5mA} \mbox{ (Figures 14, 19, 20)}\\ \mbox{Gate Charge is Essentially Independent of}\\ \mbox{Operating Temperature} \end{array} $		-	70	90	nC
Gate to Source Charge	Q _{gs}			-	14	-	nC
Gate to Drain "Miller" Charge	Q _{gd}			-	56	-	nC
Input Capacitance	C _{ISS}	V_{DS} = -25V, V_{GS} = 0V, f = 1MHz (Figure 11)		-	1100	-	pF
Output Capacitance	C _{OSS}			-	550	-	pF
Reverse Transfer Capacitance	C _{RSS}			-	250	-	pF
Internal Drain Inductance	hal Drain Inductance LD Measured From the Contact Screw on Tab to the Center of Die Modified MOSFET Symbol Showing the Internal Devices Inductances Measured From the Drain Lead, 6mm (0.25in) from Package to the Center of Die Modified MOSFET	Symbol Showing the Internal Devices	-	3.5	-	nH	
		Lead, 6mm (0.25in) from Package to the Center of	Inductances	-	4.5	-	nH
Internal Source Inductance	LS	Measured From the Source Lead, 6mm (0.25in) From Package to Source Bonding Pad	G C ELS	-	7.5	-	nH
Thermal Resistance Junction to Case	R _{θJC}			-	-	1	°C/W
Thermal Resistance Junction to Ambient	R _{0JA}	Typical Socket Mount		-	-	62.5	°C/W

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS		ТҮР	MAX	UNITS
Continuous Source to Drain Current	I _{SD}	Modified MOSFET Symbol		-	-19	A
Pulse Source to Drain Current (Note 3)	I _{SDM}	Showing the Integral Reverse P-N Junction Diode)	-	-76	A
Source to Drain Diode Voltage (Note 2)	V _{SD}	$T_{C} = 25^{\circ}C$, $I_{SD} = -19A$, $V_{GS} = 0V$ (Figure 13)		-	-1.5	V
Reverse Recovery Time	t _{rr}	$T_J = 150^{o}C$, $I_{SD} = 19A$, $dI_{SD}/dt = 100A/\mu s$		170	-	ns
Reverse Recovery Charge	Q _{RR}	$T_J = 150^{o}C$, $I_{SD} = 19A$, $dI_{SD}/dt = 100A/\mu s$		0.8	-	μC

NOTES:

2. Pulse test: pulse width \leq 300µs, duty cycle \leq 2%.

3. Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).

4. $V_{DD} = 25V$, starting $T_J = 25^{\circ}C$, L = 4mH, $R_G = 25\Omega$, peak $I_{AS} = 19A$. (Figures 15, 16).






FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE





FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE





©2001 Fairchild Semiconductor Corporation

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA






FIGURE 6. SATURATION CHARACTERISTICS



NOTE: Heating effect of 2µs pulse is minimal.

FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT








FIGURE 7. TRANSFER CHARACTERISTICS





FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

Typical Performance Curves Unless Otherwise Specified (Continued)








FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT







FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE









Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 20. GATE CHARGE WAVEFORMS

TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. FAST[®] ACEx™ PACMAN™ SuperSOT[™]-3 FASTr™ POP™ SuperSOT[™]-6 Bottomless™ GlobalOptoisolator™ CoolFET™ PowerTrench ® SuperSOT[™]-8 CROSSVOLT™ GTO™ QFET™ SyncFET™ TinyLogic™ DenseTrench™ HiSeC™ QS™ UHC™ DOME™ ISOPLANAR™ QT Optoelectronics[™] EcoSPARK™ LittleFET™ Quiet Series[™] UltraFET™ SILENT SWITCHER ® VCX™ E²CMOS[™] MicroFET™ EnSigna™ SMART START™ MICROWIRE™ FACT™ OPTOLOGIC™ Star* Power™ **OPTOPLANAR™** Stealth™ FACT Quiet Series™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	ary First Production This datasheet contains preliminary data supplementary data will be published a Fairchild Semiconductor reserves the richanges at any time without notice in or design.	
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	•	Rev. H