# IS61C64AH 8K x 8 HIGH-SPEED CMOS STATIC RAM



## FEATURES

- · High-speed access time: 15, 20, 25 ns
- Automatic power-down when chip is deselected
- CMOS low power operation
  - 450 mW (typical) operating
  - 250 µW (typical) standby
- · TTL compatible interface levels
- Single 5V power supply
- Fully static operation: no clock or refresh required
- · Three state outputs
- Two Chip Enables (CE1 and CE2) for simple memory expansion


#### DESCRIPTION

The ICSI IS61C64AH is a very high-speed, low power, 8192-word by 8-bit static RAM. It is fabricated using ICSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 15 ns with low power consumption.

When  $\overline{CE1}$  is HIGH or CE2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 250  $\mu$ W (typical) with CMOS input levels.

Easy memory expansion is provided by using two Chip Enable inputs,  $\overline{CE1}$  and CE2. The active LOW Write Enable ( $\overline{WE}$ ) controls both writing and reading of the memory.

The IS61C64AH is packaged in the JEDEC standard 28-pin, 300mil SOJ and 330mil SOP.



## FUNCTIONAL BLOCK DIAGRAM

ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.



# PIN CONFIGURATION 28-Pin SOJ and SOP

	1	28 🛛 VCC
A12	2	27 🗌 🚾
A7 🗌	3	26 🗋 CE2
A6 🗌	4	25 🗋 A8
A5 🗌	5	24 🗋 A9
A4 [	6	23 🗋 A11
A3 [	7	22 🗌 🛛 🔁
A2 🗌	8	21 🗋 A10
A1 [	9	20 🗌 CE1
A0 [	10	19 🔲 I/O7
I/O0 [	11	18 🔲 I/O6
I/O1 [	12	17 🔲 I/O5
I/O2 [	13	16 🗍 I/O4
GND	14	15 🗍 I/O3

## **PIN DESCRIPTIONS**

A0-A12	Address Inputs
CE1	Chip Enable 1 Input
CE2	Chip Enable 2 Input
ŌĒ	Output Enable Input
WE	Write Enable Input
1/00-1/07	Input/Output
Vcc	Power
GND	Ground

#### **TRUTH TABLE**

Mode	WE	CE1	CE2	ŌĒ	I/O Operation	Vcc Current
Not Selected	Х	Н	Х	Х	High-Z	ISB1, ISB2
(Power-down)	Х	Х	L	Х	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	Н	High-Z	lcc
Read	Н	L	Н	L	Dout	lcc
Write	L	L	Н	Х	DIN	lcc

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W
Ιουτ	DC Output Current (LOW)	20	mA

Notes:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **OPERATING RANGE**

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	5V ± 10%
Industrial <sup>(1)</sup>	–40°C to +85°C	5V ± 10%

#### Notes:

1. Industrial supplement specification available upon request.



#### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min., Iон = -4.0 mA	2.4	_	V
Vol	Output LOW Voltage	Vcc = Min., IoL = 8.0 mA	_	0.4	V
Vін	Input HIGH Voltage		2.2	Vcc + 0.5	V
VIL	Input LOW Voltage <sup>(1)</sup>		-0.5	0.8	V
LI	Input Leakage	$GND \le VIN \le Vcc$	-2	2	μA
Ilo	Output Leakage	$GND \le Vout \le Vcc$ , Outputs Disabled	-2	2	μA

Note:

1. VIL = -3.0V for pulse width less than 10 ns.

### **POWER SUPPLY CHARACTERISTICS**<sup>(1)</sup> (Over Operating Range)

Symbol	Parameter	Test Conditions		5 ns Max.		) ns Max.	-25 Min.	ns Max.	Unit	
lcc	Vcc Dynamic Operating Supply Current	Vcc = Max., lout = 0 mA, f = fmax	_	135	_	120	_	110	mA	
ISB1	TTL Standby Current (TTL Inputs)	$\begin{array}{l} V_{CC} = Max.,\\ V_{IN} = V_{IH} \mbox{ or } V_{IL}\\ \hline \hline CE1 \geq V_{IH} \mbox{ or }\\ CE2 \geq V_{IL}, \mbox{ f} = 0 \end{array}$	-	20	_	20	_	20	mA	
ISB2	CMOS Standby Current (CMOS Inputs)	$\label{eq:constraint} \begin{array}{l} V_{CC} = Max., \\ \hline CE1 \geq V_{CC} - 0.2V, \\ CE2 \leq 0.2V, \\ V_{IN} \geq V_{CC} - 0.2V, \text{ or} \\ V_{IN} \leq 0.2V, \ f=0 \end{array}$		6	_	6	_	6	mA	

#### Note:

1. At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

#### CAPACITANCE<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0V$	5	pF
Соит	Output Capacitance	Vout = 0V	7	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz, Vcc = 5.0V.



#### **READ CYCLE SWITCHING CHARACTERISTICS**<sup>(1)</sup> (Over Operating Range)

Quarteral	Demonster		ns	-20			ns	11
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	15	_	20	-	25	_	ns
taa	Address Access Time	_	15	_	20	_	25	ns
tона	Output Hold Time	3	-	3	-	3	_	ns
tace1	CE1 Access Time	_	15	_	20	_	25	ns
tace2	CE2 Access Time	_	15	_	20	_	25	ns
<b>t</b> DOE	OE Access Time	_	7	_	7	_	9	ns
tlzoe <sup>(2)</sup>	OE to Low-Z Output	0	_	0	_	0	_	ns
thzoe <sup>(2)</sup>	OE to High-Z Output	_	6	_	7	_	9	ns
tlzce1 <sup>(2)</sup>	CE1 to Low-Z Output	3	_	3	_	3	_	ns
tLZCE2 <sup>(2)</sup>	CE2 to Low-Z Output	3	_	3	_	3	_	ns
tHZCE <sup>(2)</sup>	CE1 or CE2 to High-Z Output	_	8	_	10	_	12	ns
tPU <sup>(3)</sup>	CE1 or CE2 to Power-Up	0	_	0	_	0	_	ns
t <sub>PD</sub> <sup>(3)</sup>	CE1 or CE2 to Power-Down	_	15	_	20	_	20	ns

#### Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.


2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. Not 100% tested.

### AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2


### AC TEST LOADS






### AC WAVEFORMS

#### **READ CYCLE NO. 1<sup>(1,2)</sup>**



#### READ CYCLE NO. 2<sup>(1,3)</sup>



#### Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE1} = V_{IL}$ ,  $CE2 = V_{IH}$ .
- 3. Address is valid prior to or coincident with  $\overline{CE1}$  LOW and CE2 HIGH transitions.



#### WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,3)</sup> (Over Operating Range)


		-12	ns	-15	ins	-2	20 ns	-25	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	12	_	15	_	20	_	25	-	ns
tsce1	CE1 to Write End	10	_	12	_	17	_	22	_	ns
tsce2	CE2 to Write End	10	_	12	_	17	_	22	_	ns
taw	Address Setup Time to Write End	10	_	12	_	15	_	20	_	ns
tha	Address Hold from Write End	0	_	0	_	0	_	0	_	ns
tsa	Address Setup Time	0	_	0	_	0	_	0	_	ns
tPWE <sup>(4)</sup>	WE Pulse Width	8	_	10	_	12	_	15	_	ns
tsd	Data Setup to Write End	8	_	9	_	10	_	12	_	ns
thd	Data Hold from Write End	0	_	0	_	0	_	0	_	ns
tHZWE <sup>(2)</sup>	WE LOW to High-Z Output	_	6	_	8	_	10	_	12	ns
tlzwe <sup>(2)</sup>	WE HIGH to Low-Z Output	0	_	0	_	0	_	0	_	ns

#### Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. The internal write time is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.





## AC WAVEFORMS WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW) <sup>(1)</sup>

# IS61C64AH




### AC WAVEFORMS





#### WRITE CYCLE NO. 3 (OE is LOW During Write Cycle) (1)



Notes:

2. I/O will assume the High-Z state if  $\overline{OE} = V_{IH}$ .

<sup>1.</sup> The internal write time is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.



# ORDERING INFORMATION

## Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
15	IS61C64AH-15J IS61C64AH-15U	300mil SOJ 330mil SOP
20	IS61C64AH-20J IS61C64AH-20U	300mil SOJ 330mil SOP
25	IS61C64AH-25J IS61C64AH-25U	300mil SOJ 330mil SOP



# Integrated Circuit Solution Inc.

HEADQUARTER: NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK, HSIN-CHU, TAIWAN, R.O.C. TEL: 886-3-5780333 Fax: 886-3-5783000

> BRANCH OFFICE: 7F, NO. 106, SEC. 1, HSIN-TAI 5<sup>™</sup> ROAD, HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C. TEL: 886-2-26962140 FAX: 886-2-26962252 http://www.icsi.com.tw