

## Data Sheet

# 1GHz Triple Multiplexing Amplifiers

The ISL59424, ISL59445 are 1GHz bandwidth multiplexing amplifiers designed primarily for video input switching. These MUX-amps exhibit a fixed gain of 1 and also feature a high speed three-state to enable the output of multiple devices to be wired together. All logic inputs have pull-downs to ground and may be left floating. The EN pin, when pulled high, sets the ISL59424, ISL59445 in to low current mode-consuming just 15mW. An added feature in the ISL59424 is a latch enable function ( $\overline{\text{LE}}$ ) that allows independent logic control using a common logic bus. When  $\overline{\text{LE}}$  is high the last logic state is preserved.

#### TABLE 1. CHANNEL SELECT LOGIC TABLE ISL59424

S0	ENABLE	HIZ	LE	OUTPUT
0	0	0	0	INO (A, B, C)
1	0	0	0	IN1 (A, B, C)
Х	1	Х	Х	Power Down
Х	0	1	Х	High Z
Х	0	0	1	Last S0 State Preserved

#### TABLE 2. CHANNEL SELECT LOGIC TABLE ISL59445

S1	S0	ENABLE	HIZ	OUTPUT
0	0	0	0	IN0 (A, B, C)
0	1	0	0	IN1 (A, B, C)
1	0	0	0	IN2 (A, B, C)
1	1	0	0	IN3 (A, B, C)
Х	Х	1	Х	Power Down
Х	Х	0	1	High Z

## September 30, 2011

## FN7456.3

## Features

- Triple 2:1 and 4:1 Multiplexers for RGB
- Internally Set Gain-of-1
- High Speed Three-state Outputs (HIZ)
- Power-down Mode (EN)
- Latch Enable (ISL59424)
- ±5V Operation
- ±1200 V/µsec Slew Rate
- 1GHz Bandwidth
- Latched Select Pin (ISL59424)
- Pb-Free (RoHS Compliant)

## **Applications**

- HDTV/DTV Analog Inputs
- Video Projectors
- Computer Monitors
- Set-top Boxes
- Security Video
- Broadcast Video Equipment


## **Ordering Information**

PART NUMBER (Notes 1, 2, 3)	PART MARKING	PACKAGE (Pb-Free)	PKG. DWG. #		
ISL59424IRZ	59424 IRZ	24 Ld QFN	MDP0046		
ISL59424IRZ-T13	59424 IRZ	24 Ld QFN	MDP0046		
ISL59424IRZ-T7	59424 IRZ	24 Ld QFN	MDP0046		
ISL59445IRZ	59445 IRZ	32 Ld QFN	L32.5x6A		
ISL59445IRZ-T13	59445 IRZ	32 Ld QFN	L32.5x6A		
ISL59445IRZ-T7	59445 IRZ	32 Ld QFN	L32.5x6A		
ISL59445IRZ-EVAL	Evaluation Board				

#### NOTES:

- 1. Please refer to <u>TB347</u> for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL59424</u> and <u>ISL59445</u>. For more information on MSL please see techbrief <u>TB363</u>.
- 4. 32 LD QFN Exposed Pad Size 2.48 x 3.40mm.

## **Pinouts**




THERMAL PAD INTERNALLY CONNECTED TO V-. PAD MUST BE TIED TO V-


LATCHED ON HIGH LE

NIC = NO INTERNAL CONNECTION

# Functional Diagram ISL59424




A LOGIC HIGH ON  $\overrightarrow{\text{LE}}$  WILL LATCH THE LAST SO STATE. THIS LOGIC STATE IS PRESERVED WHEN CYCLING HIZ OR ENABLE FUNCTIONS.



THERMAL PAD INTERNALLY CONNECTED TO V-. PAD MUST BE TIED TO V-

NIC = NO INTERNAL CONNECTION

# Functional Diagram ISL59445



## Absolute Maximum Ratings (T<sub>A</sub> = +25°C)

Supply Voltage (V+ to V-).   .11V     Input Voltage
Output Current (Continuous) 50mA ESD Rating
5
Human Body Model (Per MIL-STD-883 Method 3015.7)2500V
Machine Model

#### **Thermal Information**

Thermal Resistance (Typical, Notes 6, 7)	$\theta_{JA}$ (°C/W)	θ <sub>JC</sub> (°C/W)
24 Ld QFN	46	10
32 Ld QFN	46	10
Storage Temperature Range	65'	°C to +150°C
Ambient Operating Temperature	40	0°C to +85°C
Operating Junction Temperature	40°	°C to +125°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 5. If an input signal is applied before the supplies are powered up, the input current must be limited to these maximum values.
- θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 7. For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 


#### **Electrical Specifications** V + = +5V, V - = -5V, GND = 0V, $T_A = +25^{\circ}C$ , $V_{IN} = 1V_{P-P} \& R_L = 500\Omega$ to GND unless otherwise specified.


PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
GENERAL			4		1	1
I <sub>S</sub> Enabled	Enabled Supply Current (ISL59424)	No load, V <sub>IN</sub> = 0V, Enable Low, I <sub>S</sub> +	35	39	43	mA
		No load, V <sub>IN</sub> = 0V, Enable Low, I <sub>S</sub> -	-40	-36	-32	mA
	Enabled Supply Current (ISL59445)	No load, V <sub>IN</sub> = 0V, Enable Low, I <sub>S</sub> +	47	53	60	mA
		No load, V <sub>IN</sub> = 0V, Enable Low, I <sub>S</sub> -	-57	-50	-44	mA
+I <sub>S</sub> Disabled	Disabled Supply Current	Enable High, I <sub>S</sub> +	2	3	4	mA
		Enable High, I <sub>S</sub> -	-50	0	-	μA
۱ <sub>b</sub>	Input Bias Current	V <sub>IN</sub> = 0	-3.4	-2.2	-1.4	μA
I <sub>TRI</sub>	Bias current into output, HIZ mode	ISL59424 - V <sub>OUT</sub> = +5V	8	15	22	μA
		ISL59445 - V <sub>OUT</sub> = 0V	-35	0	35	μA
VOUT	Positive and Negative Output Swing	$V_{IN} = \pm 3.5 V$	±3.2	±3.4	-	V
IOUT	Output Current	$R_L = 10\Omega$ to GND	±80	±130	-	mA
V <sub>OS</sub>	Offset Voltage		-13	3	13	mV
R <sub>OUT</sub>	HIZ Output Resistance	HIZ = Logic High	-	1.0	-	MΩ
R <sub>OUT</sub>	Enabled Output Resistance	HIZ = Logic Low	-	0.2	-	Ω
R <sub>IN</sub>	Input Resistance	$V_{IN} = \pm 3.5 V$	-	10	-	MΩ
$A_{CL}$ or $A_V$	Voltage Gain	$V_{IN} = \pm 1.5 V$	0.98	0.99	1.0	V/V
LOGIC			L			
VIH	Input High Voltage (Logic Inputs)		2	-	-	V
VIL	Input Low Voltage (Logic Inputs)		-	-	0.8	V
IIH	Input High Current (Logic Inputs)	V <sub>H</sub> = 5V	235	270	320	μA
۱ <sub>IL</sub>	Input Low Current (Logic Inputs)	$V_{L} = 0V$	-	1	3	μA
AC GENERAL		· ·	4			
PSRR	Power Supply Rejection Ratio (ISL59424)	DC, PSRR V+ and V- combined	60	73	-	dB
	Power Supply Rejection Ratio (ISL59445)	DC, PSRR V+ and V- combined	50	57	-	dB

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
ISO	Channel Isolation (ISL59424)	f = 10MHz, C <sub>L</sub> = 0.5pF, V <sub>IN</sub> = -6dBm	-	80	-	dB
	Channel Isolation (ISL59445)		-	75	-	dB
Xtalk	Channel Cross Talk (ISL59424)	f = 10MHz, C <sub>L</sub> = 0.5pF, V <sub>IN</sub> = -6dBm	-	75	-	dB
Channel Cross Talk (ISL59445)			-	70	-	-
dG	Differential Gain Error	NTC-7, R <sub>L</sub> = 150, C <sub>L</sub> = 0.5pF	-	0.02	-	%
dP	Differential Phase Error	NTC-7, R <sub>L</sub> = 150, C <sub>L</sub> = 0.5pF	-	0.02	-	٥
BW	-3dB Bandwidth	C <sub>L</sub> = 0.5pF	-	1000	-	MHz
FBW	0.1dB Bandwidth	C <sub>L</sub> = 0.5pF	-	130	-	MHz
	0.1dB Bandwidth	CL = 1.5pF	-	200	-	MHz
SWITCHING CH	IARACTERISTICS	-	-+	+		
SR	Slew Rate	25% to 75%, R <sub>L</sub> = 150Ω, Input Enabled, C <sub>L</sub> = 1.5pF, V <sub>IN</sub> = ±1V	-	±1200	-	V/µs
V <sub>GLITCH</sub>	Channel-to-Channel Switching Glitch V <sub>IN</sub> = 0V, C <sub>L</sub> = 0.5pF		-	40	-	mV <sub>P-P</sub>
ISL58424	Enable Switching Glitch	$V_{IN} = 0V, C_{L} = 0.5 pF$	-	300	-	mV <sub>P-P</sub>
	HIZ Switching Glitch	$V_{IN} = 0V, C_{L} = 0.5 pF$	-	200	-	mV <sub>P-P</sub>
V <sub>GLITCH</sub>	Channel-to-Channel Switching Glitch	$V_{IN} = 0V, C_{L} = 0.5 pF$	-	20	-	mV <sub>P-P</sub>
ISL59445	Enable Switching Glitch	$V_{IN} = 0V, C_{L} = 0.5 pF$	-	200	-	mV <sub>P-P</sub>
10200110	HIZ Switching Glitch	$V_{IN} = 0V, C_{L} = 0.5 pF$	-	200	-	mV <sub>P-P</sub>
t <sub>SW-L-H</sub>	Channel Switching Time Low-to-High	1.2V logic threshold to 10% movement of analog output	-	15	-	ns
t <sub>SW-H-L</sub>	Channel Switching Time High-to-Low	1.2V logic threshold to 10% movement of analog output	-	15	-	ns
tr	Rise Time	10% to 90%	-	600	-	ps
tf	Fall Time	10% to 10%	-	800	-	ps
tpd	Propagation Delay	10% to 10%	-	600	-	ps
ts	0.1% Settling Time	Step = 1V	-	6	-	ns
tLH	Latch Enable HoldTime	$\overline{\text{LE}} = 0\text{V}$	-	10	-	ns


**Electrical Specifications** V + = +5V, V - = -5V, GND = 0V,  $T_A = +25^{\circ}C$ ,  $V_{IN} = 1V_{P-P} \& R_L = 500\Omega$  to GND unless otherwise specified.

**Typical Performance Curves**  $V_S = \pm 5V$ ,  $R_L = 500\Omega$  to GND,  $T_A = +25^{\circ}C$ , unless otherwise specified.





**Typical Performance Curves**  $V_S = \pm 5V$ ,  $R_L = 500\Omega$  to GND,  $T_A = +25^{\circ}C$ , unless otherwise specified. (Continued)



OFF-ISOLATION



**Typical Performance Curves**  $V_S = \pm 5V$ ,  $R_L = 500\Omega$  to GND,  $T_A = +25^{\circ}C$ , unless otherwise specified. (Continued)






FIGURE 9. ISL59424 PSRR CHANNELS A, B, C












FIGURE 10. ISL59445 PSRR CHANNELS A, B, C




FIGURE 12. CHANNEL-TO-CHANNEL TRANSIENT RESPONSE V<sub>IN</sub> = 1V




FIGURE 14. ENABLE TRANSIENT RESPONSE  $V_{IN} = 1V$ 

**Typical Performance Curves**  $V_S = \pm 5V$ ,  $R_L = 500\Omega$  to GND,  $T_A = +25^{\circ}C$ , unless otherwise specified. (Continued)




FIGURE 15. HIZ SWITCHING GLITCH  $V_{\mbox{IN}}$  = 0V




FIGURE 16. HIZ TRANSIENT RESPONSE  $V_{IN} = 1V$ 





FIGURE 17. INPUT NOISE vs FREQUENCY (OUTPUT A, B, C)

# **Pin Descriptions**

ISL59445 (32-LD QFN)	ISL59424 (24-LD QFN)	PIN NAME	EQUIVALENT CIRCUIT	DESCRIPTION
1	5	IN1A	Circuit 1	Channel 1 input for output amplifier "A"
2, 4, 8, 13, 15, 24, 28, 30	2, 8, 10, 11, 21, 22	NIC	-	Not Internally Connected; it is recommended these pins be tied to ground to minimize crosstalk.
3	7	IN1B	Circuit 1	Channel 1 input for output amplifier "B"
5	9	IN1C	Circuit 1	Channel 1 input for output amplifier "C"
6	4	GNDB	Circuit 4	Ground pin for output amplifier "B"
7		IN2A	Circuit 1	Channel 2 input for output amplifier "A"
9		IN2B	Circuit 1	Channel 2 input for output amplifier "B"
10		IN2C	Circuit 1	Channel 2 input for output amplifier "C"
11	6	GNDC	Circuit 4	Ground pin for output amplifier "C"
12		IN3A	Circuit 1	Channel 3 input for output amplifier "A"
14		IN3B	Circuit 1	Channel 3 input for output amplifier "B"
16		IN3C	Circuit 1	Channel 3 input for output amplifier "C"
17		S1	Circuit 2	Channel selection pin MSB (binary logic code)
18	13	S0	Circuit 2	Channel selection pin. LSB (binary logic code)
19	14	OUTC	Circuit 3	Output of amplifier "C"
20	16	OUTB	Circuit 3	Output of amplifier "B"
21	15	V-	Circuit 4	Negative power supply
22	18	OUTA	Circuit 3	Output of amplifier "A"
23	17	V+	Circuit 4	Positive power supply
25	19	ENABLE	Circuit 2	Device enable (active low). Internal pull-down resistor ensures the device will be active with no connection to this pin. A logic High on this pin puts device into power-down mode. In power-down mode only logic circuitry is active. All logic states are preserved post power-down. This state is not recommended for logic control where more than one MUX-amp share the same video output line.
	12	LE	Circuit 2	Device latch enable on the ISL59424. A logic high on $\overline{\text{LE}}$ will latch the last (S0, S1) logic state. HIZ and ENABLE functions are not latched with the $\overline{\text{LE}}$ pin.
26	20	HIZ	Circuit 2	Output disable (active high). Internal pull-down resistor ensures the device will be active with no connection to this pin. A logic high, puts the outputs in a high impedance state. Use this state to control logic when more than one MUX-amp share the same video output line.
27	3	IN0C	Circuit 1	Channel 0 for output amplifier "C"
29	1	INOB	Circuit 1	Channel 0 for output amplifier "B"
31	23	IN0A	Circuit 1	Channel 0 for output amplifier "A"
32	24	GNDA	Circuit 4	Ground pin for output amplifier "A"
IN F	ê	V+	LOGIC PIN	v+ ↓ 21k + ± v+
	ť	v-		$\begin{array}{c} 1 \\ 3 \\ 3 \\ 3 \\ 3 \\ 1 \\ 1 \\ 2 \\ 2 \\ 3 \\ 1 \\ 2 \\ 2 \\ 3 \\ 1 \\ 2 \\ 2 \\ 2 \\ 3 \\ 2 \\ 2 \\ 2 \\ 3 \\ 2 \\ 2$
	CIRCUIT 1			CIRCUIT 2 CIRCUIT 3
V GND/ GNI GND	È B= <u></u>	CAPACI COUPLE ESD CLA	D	THERMAL HEAT SINK PAD → V- SUBSTRATE
	. CIRC	UIT 4		

## AC Test Circuits







FIGURE 18A. TEST CIRCUIT WITH OPTIMAL OUTPUT LOAD





# FIGURE 18C. BACKLOADED TEST CIRCUIT FOR VIDEO CABLE APPLICATION. BANDWIDTH AND LINEARITY FOR $R_L$ LESS THAN 500 $_\Omega$ WILL BE DEGRADED.

#### FIGURE 18. TEST CIRCUITS

Figure 18A illustrates the optimum output load for testing AC performance. Figure 18B illustrates the optimum output load when connecting to  $50\Omega$  input terminated equipment.

## Application Information

#### General

The ISL59424, ISL59445 are triple 2:1 and 4:1 muxes that are ideal for the matrix element of high performance switchers and routers. The ISL59424, ISL59445 are optimized to drive a 1.5pF in parallel with a 500 $\Omega$  load. The capacitance can be split between the PCB capacitance an and external load capacitance. Their low input capacitance and high input resistance provide excellent 50 $\Omega$  or 75 $\Omega$  terminations.

#### **Ground Connections**

For the best isolation and crosstalk rejection, all GND pins and NIC pins must connect to the GND plane.

## **Control Signals**

S0, S1, ENABLE, LE, HIZ - These pins are binary coded, TTL/CMOS compatible control inputs. The S0, S1 pins select which one of the inputs connect to the output. All three amplifiers are switched simultaneously from their respective inputs. The ENABLE, LE, HIZ pins are used to disable the part to save power, latch in the last logic state and three-state the output amplifiers, respectively. For control signal rise and fall times less than 10ns the use of termination resistors close to the part should be considered to minimize transients coupled to the output.


9

## Power-Up Considerations

The ESD protection circuits use internal diodes from all pins the V+ and V- supplies. In addition, a dV/dT- triggered clamp is connected between the V+ and V- pins, as shown in the Equivalent Circuits 1 through 4 section of the "Pin Descriptions" on page 8. The dV/dT triggered clamp imposes a maximum supply turn-on slew rate of  $1V/\mu s$ . Damaging currents can flow for power supply rates-of-rise in excess of  $1V/\mu s$ , such as during hot plugging. Under these conditions, additional methods should be employed to ensure the rate of rise is not exceeded.

Consideration must be given to the order in which power is applied to the V+ and V- pins, as well as analog and logic input pins. Schottky diodes (Motorola MBR0550T or equivalent) connected from V+ to ground and V- to ground (Figure 19) will shunt damaging currents away from the internal V+ and V- ESD diodes in the event that the V+ supply is applied to the device before the V- supply.

If positive voltages are applied to the logic or analog video input pins before V+ is applied, current will flow through the internal ESD diodes to the V+ pin. The presence of large decoupling capacitors and the loading effect of other circuits connected to V+, can result in damaging currents through the ESD diodes and other active circuits within the device. Therefore, adequate current limiting on the digital and analog inputs is needed to prevent damage during the time the voltages on these inputs are more positive than V+.



#### FIGURE 19. SCHOTTKY PROTECTION CIRCUIT

## HIZ State

An internal pull-down resistor connected to the HIZ pin ensures the device will be active with no connection to the HIZ pin. The HIZ state is established within approximately 15ns (Figure 16) by placing a logic high (>2V) on the HIZ pin. If the HIZ state is selected, the output is a high impedance  $1.4M\Omega$  with approximately 1.5pF in parallel with a  $10\mu$ A bias current from the output. Use this state to control the logic when more than one mux shares a common output.

In the HIZ state the output is three-stated, and maintains its high Z even in the presence of high slew rates. The supply current during this state is basically the same as the active state.

## **ENABLE** and Power Down States

The enable pin is active low. An internal pull-down resistor ensures the device will be active with no connection to the ENABLE pin. The Power Down state is established within approximately 100ns (Figure 14), if a logic high (>2V) is placed on the ENABLE pin. In the Power Down state, the output has no leakage but has a large variable capacitance (on the order of 15pF), and is capable of being back-driven. Under this condition, large incoming slew rates can cause fault currents of tens of mA. Do not use this state as a logic control for applications driving more than one mux on a common output.

# LE State

The ISL59424 is equipped with a Latch Enable pin. A logic high (>2V) on the  $\overline{\text{LE}}$  pin latches the last logic state. This logic state is preserved when cycling HIZ or  $\overline{\text{ENABLE}}$  functions.

## Limiting the Output Current

No output short circuit current limit exists on these parts. All applications need to limit the output current to less than 50mA. Adequate thermal heat sinking of the parts is also required.

## Application Example

Figure 19 illustrates the use of the ISL59445, two ISL84517 SPST switches and one NC7ST00P5X NAND gate to mux 3 different component video signals and one RGB video signal. The SPDT switches provide the sync signal for the RGB video and disconnects the sync signal for the component signal.

# PC Board Layout

The frequency response of this circuit depends greatly on the care taken in designing the PC board. The following are recommendations to achieve optimum high frequency performance from your PC board.

- The use of low inductance components such as chip resistors and chip capacitors is strongly recommended.
- Minimize signal trace lengths. Trace inductance and capacitance can easily limit circuit performance. Avoid sharp corners, use rounded corners when possible. Vias in the signal lines add inductance at high frequency and should be avoided. PCB traces greater than 1" begin to exhibit transmission line characteristics with signal rise/fall times of 1ns or less. High frequency performance may be degraded for traces greater than one inch, unless strip line are used.
- Match channel-to-channel analog I/O trace lengths and layout symmetry. This will minimize propagation delay mismatches.
- Maximize use of AC de-coupled PCB layers. All signal I/O lines should be routed over continuous ground planes (i.e. no split planes or PCB gaps under these lines). Avoid vias in the signal I/O lines.
- Use proper value and location of termination resistors. Termination resistors should be as close to the device as possible.
- When testing use good quality connectors and cables, matching cable types and keeping cable lengths to a minimum.
- Minimum of 2 power supply de-coupling capacitors are recommended (1000pF,  $0.01\mu$ F) as close to the devices as possible Avoid vias between the capacitor and the device because vias add unwanted inductance. Larger caps can be farther away. When vias are required in a layout, they should be routed as far away from the device as possible.

• The NIC pins are placed on both sides of the input pins. These pins are not internally connected to the die. It is recommended these pins be tied to ground to minimize crosstalk.

# The QFN Package Requires Additional PCB Layout Rules for the Thermal Pad

The thermal pad is electrically connected to V- supply through the high resistance IC substrate. Its primary function is to provide heat sinking for the IC. However, because of the connection to the V- supply through the substrate, the thermal pad must be tied to the V- supply to prevent unwanted current flow to the thermal pad. Do **not** tie this pin to GND. Connecting this pin to GND could result in large back biased currents flowing between GND and V-. The ISL59445 uses the package with pad dimensions of D2 = 2.48mm and E2 = 3.4mm. Maximum AC performance is achieved if the thermal pad is attached to a dedicated de-coupled layer in a multi-layered PC board. In cases where a dedicated layer is not possible, AC performance may be reduced at upper frequencies.

The thermal pad requirements are proportional to power dissipation and ambient temperature. A dedicated layer eliminates the need for individual thermal pad area. When a dedicated layer is not possible a 1" x 1" pad area is sufficient for the ISL59445 that is dissipating 0.5W in +50°C ambient. Pad area requirements should be evaluated on a case by case basis.





FIGURE 20. APPLICATION SHOWING THREE YPBPR CHANNELS AND ONE RGB+HV CHANNEL


ISL59424, ISL59445

intersil


12


# QFN (Quad Flat No-Lead) Package Family





BOTTOM VIEW





#### **MDP0046**

#### QFN (QUAD FLAT NO-LEAD) PACKAGE FAMILY (COMPLIANT TO JEDEC MO-220)

		MILLIM	ETER	S		
SYMBOL	QFN44	QFN38	C	FN32	TOLERANCE	NOTES
А	0.90	0.90	0.90	0.90	±0.10	-
A1	0.02	0.02	0.02	0.02	+0.03/-0.02	-
b	0.25	0.25	0.23	0.22	±0.02	-
С	0.20	0.20	0.20	0.20	Reference	-
D	7.00	5.00	8.00	5.00	Basic	-
D2	5.10	3.80	5.80	3.60/2.48	Reference	8
Е	7.00	7.00	8.00	6.00	Basic	-
E2	5.10	5.80	5.80	4.60/3.40	Reference	8
е	0.50	0.50	0.80	0.50	Basic	-
L	0.55	0.40	0.53	0.50	±0.05	-
Ν	44	38	32	32	Reference	4
ND	11	7	8	7	Reference	6
NE	11	12	8	9	Reference	5


		MI	TOLER-				
SYMBOL	QFN28	QFN24	QFN20		QFN16	ANCE	NOTES
Α	0.90	0.90	0.90	0.90	0.90	±0.10	-
A1	0.02	0.02	0.02	0.02	0.02	+0.03/ -0.02	-
b	0.25	0.25	0.30	0.25	0.33	±0.02	-
с	0.20	0.20	0.20	0.20	0.20	Reference	-
D	4.00	4.00	5.00	4.00	4.00	Basic	-
D2	2.65	2.80	3.70	2.70	2.40	Reference	-
E	5.00	5.00	5.00	4.00	4.00	Basic	-
E2	3.65	3.80	3.70	2.70	2.40	Reference	-
е	0.50	0.50	0.65	0.50	0.65	Basic	-
L	0.40	0.40	0.40	0.40	0.60	±0.05	-
N	28	24	20	20	16	Reference	4
ND	6	5	5	5	4	Reference	6
NE	8	7	5	5	4	Reference	5


NOTES:

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Tiebar view shown is a non-functional feature.
- 3. Bottom-side pin #1 I.D. is a diepad chamfer as shown.
- 4. N is the total number of terminals on the device.
- 5. NE is the number of terminals on the "E" side of the package (or Y-direction).
- 6. ND is the number of terminals on the "D" side of the package (or X-direction). ND = (N/2)-NE.
- 7. Inward end of terminal may be square or circular in shape with radius (b/2) as shown.
- 8. If two values are listed, multiple exposed pad options are available. Refer to device-specific datasheet.

Rev 11 2/07

# Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP)





#### L32.5x6A (One of 10 Packages in MDP0046) 32 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (COMPLIANT TO JEDEC MO-220)

MIN	MIN NOMINAL MAX					
0.80	0.90	1.00	-			
0.00	0.02	0.05	-			
	5.00 BSC		-			
	2.48 REF		-			
	6.00 BSC					
	-					
0.45	0.50	0.55	-			
0.17	0.22	0.27	-			
	0.20 REF		-			
	0.50 BSC		-			
	32 REF					
	6					
	9 REF		5			
	MIN 0.80 0.00	MIN     NOMINAL       0.80     0.90       0.00     0.02       5.00 BSC     2.48 REF       6.00 BSC     3.40 REF       0.45     0.50       0.17     0.22       0.20 REF     0.50 BSC       32 REF     32 REF       7 REF     7 REF	0.80 0.90 1.00   0.00 0.02 0.05   5.00 BSC 2.48 REF   6.00 BSC   3.40 REF   0.45 0.50   0.17 0.22   0.20 REF   0.50 BSC   32 REF   7 REF			

#### NOTES:

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Tiebar view shown is a non-functional feature.
- 3. Bottom-side pin #1 I.D. is a diepad chamfer as shown.
- 4. N is the total number of terminals on the device.
- 5. NE is the number of terminals on the "E" side of the package (or Y-direction).
- 6. ND is the number of terminals on the "D" side of the package (or X-direction). ND = (N/2)-NE.
- 7. Inward end of terminal may be square or circular in shape with radius (b/2) as shown.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's guality certifications can be viewed at www.intersil.com/design/guality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Rev 1 2/09