
# **I2C Bus I/O Expander**

The JLC1562B facilitates easy I2C Bus expandibility. Multiple devices (up to 8 on the same I2C Bus) are easily added as each device has its own selectable 3-bit address. The JLC1562B provides an 8-bit bidirectional input/output port and 6-bit resolution Digital to Analog Converter. The device can also be used as an Analog to Digital Converter with 5 input signal lines each with 6-bit A/D resolution. The voltage on pins P0–P4 is compared with a controllable threshold voltage and the results are readable through the I2C Bus.

I2C Bus interface pins SDA, SCL and A0-A2 are; Serial Data, Serial Clock and Device Address respectively. External interface pins are P0-P7 and VDAC; I/O Port and D/A output.

#### **Features**

- Low Power Dissipation
- I2C-Bus Format (2-wire type; SDA, SCL) Data Transfer
- 6-bit A/D Converter
- Bus Address Selectable (3–bit)
- Address Input pins are pulled up to Vdd with internal resistor
- I/O pins are Open Drain Outputs
- Analog Input through Comparator
- Inputs Protected from External Bus Currents in Power Down mode



NOTE: Internal Power On Reset sets P0  $\sim$  P7 low, sets VDAC to 1/80 VDD and selects 1/2 V<sub>DD</sub> for Comparator "B" threshold.

Figure 1. Block Diagram



#### ON Semiconductor


Formerly a Division of Motorola

http://onsemi.com

# **MARKING DIAGRAMS**



PDIP-16 **N SUFFIX CASE 648** 





EIAJ-16 **F SUFFIX CASE 966** 



= Assembly Location

WL or L = Wafer Lot

YY or Y = Year

WW or W = Work Week


#### **PIN ASSIGNMENT**

| A0 [              | 1 ● | 16 | ] V <sub>DD</sub> |
|-------------------|-----|----|-------------------|
| A1 [              | 2   | 15 | ] SDA             |
| A2 [              | 3   | 14 | ] SCL             |
| P0 [              | 4   | 13 | ] VDAC            |
| P1 [              | 5   | 12 | ] P7              |
| P2 [              | 6   | 11 | ] P6              |
| P3 [              | 7   | 10 | ] P5              |
| V <sub>SS</sub> [ | 8   | 9  | ] P4              |

| PIN LIST |                                      |  |  |  |
|----------|--------------------------------------|--|--|--|
| A0-A2    | Chip Address Input                   |  |  |  |
| P0-P4    | Comparator Input / Open Drain Output |  |  |  |
| P5-P7    | Comparator Input / Open Drain Output |  |  |  |
| SCL      | Serial Clock Input                   |  |  |  |
| SDA      | I2C Data Output                      |  |  |  |
| VDAC     | DAC Output                           |  |  |  |

#### ORDERING INFORMATION

| Device      | Package | Shipping          |
|-------------|---------|-------------------|
| JLC1562BN   | PDIP-16 | 500 / Unit Pak    |
| JLC1562BF   | EIAJ-16 | 50 Units / Rail   |
| JLC1562BFEL | EIAJ-16 | 2000 Units / Reel |



# **MAXIMUM RATINGS (Referenced to GND)**

| Symbol           | Parameter                                       | Value                          | Unit |  |
|------------------|---|--------------------------------|------|--|
| V <sub>dd</sub>  | DC Supply Voltage                               | Supply Voltage - 0.5 to + 7.0  |      |  |
| V <sub>in</sub>  | DC Input Voltage                                | - 0.5 to V <sub>dd</sub> + 0.5 |      |  |
| V <sub>out</sub> | DC Output Voltage                               | $-0.5$ to $V_{dd} + 0.5$       | V    |  |
| I                | DC Input/Output Current (per Pin)               | 25                             | mA   |  |
| IDD              | DC Supply Current (VDD and GND Pins)            | 75                             | mA   |  |
| T <sub>stg</sub> | Storage Temperature Range                       | - 65 to + 150                  | °C   |  |
| TL               | Lead Temperature, 1 mm from Case for 10 Seconds | 300                            | °C   |  |

# **RECOMMENDED OPERATING CONDITIONS**

| Symbol                             | Parameter             | Min  | Max             | Unit |
|------------------------------------|-----------------------|------|-----------------|------|
| V <sub>dd</sub>                    | DC Supply Voltage     | 4.2  | 6.0             | V    |
| V <sub>in</sub> , V <sub>out</sub> | DC Input Voltage      | 0.0  | V <sub>dd</sub> | V    |
| TA                                 | Operating Temperature | - 40 | + 85            | °C   |

# DC CHARACTERISTICS (Referenced to V<sub>SS</sub>)

|                  |  | Guaranteed Limit    |                       |      |
|------------------|--|---------------------|-----------------------|------|
| Symbol           | Parameter  | Min                 | Max                   | Unit |
| VIH              | Maximum Input Voltage, "H"   | 0.7 V <sub>dd</sub> | -                     | V    |
| VIL              | Maximum Input Voltage, "L"   | -                   | 0.3 V <sub>dd</sub>   | V    |
| VOL              | Maximum Output Voltage, "L" (Iout = 4mA)   | -                   | 0.3                   | V    |
| l <sub>in</sub>  | Maximum Input Leakage Current (Vin = Vdd or Vss, SCL pin only)                                     | -                   | ± 1.0                 | μΑ   |
| l <sub>oz</sub>  | Maximum Output Hi–Z Leakage Current (Output = High Impedance; V <sub>Out</sub> = V <sub>dd</sub> ) | -                   | ± 5.0                 | μА   |
| C <sub>in</sub>  | Maximum Input Capacitance (Input Pin)  | -                   | 10                    | pF   |
| C <sub>out</sub> | Maximum Output Capacitance (Output Pin)  | -                   | 15                    | pF   |
| C <sub>i/o</sub> | Maximum I/O Capacitance (I/O Pin)  | -                   | 15                    | pF   |
| VICR             | Comparator Common Mode Input Voltage Range   | 0                   | V <sub>dd</sub> – 1.5 | V    |
| Icc              | Maximum Quiescent Supply Current (per Package)   | -                   | 5.0                   | mA   |

# **COMPARATOR AC CHARACTERISTICS**


|        |                           |  | Guaranteed Limit |     |     |      |
|--------|---------------------------|--|------------------|-----|-----|------|
| Symbol | Parameter                 | Test Conditions                          | Min              | Тур | Max | Unit |
| tPD    | Maximum Propagation Delay | V <sub>ref</sub> = 1.5V, 10mV overdrive  | -                | 1.0 | -   | μS   |
|        |                           | V <sub>ref</sub> = 1.5V, 100mV overdrive | -                | 0.2 | -   | μS   |

# DA COMPARATOR CHARACTERISTICS


|        |                               | Guaranteed Limit |          |        |      |
|--------|-------------------------------|------------------|----------|--------|------|
| Symbol | Parameter                     | Min              | Тур      | Max    | Unit |
| DNL    | DAC Referential NON-Linearity |                  | ±1/4 LSB |        |      |
| eFS    | DAC Full Scale Error          |                  |          | ±1 LSB |      |
| eZC    | DAC Zero Scale Error          |                  |          | ±1 LSB |      |

# **TIMING CHARACTERISTICS**

|                     |  | Guaranteed Limit |      |      |
|---------------------|--|------------------|------|------|
| Symbol              | Parameter                                  | Min              | Max  | Unit |
| fCL                 | SCL CLOCK Frequency                        | 0                | 100  | kHz  |
| <sup>t</sup> BUF    | BUS Free Time (Between "STOP" and "START") | 4.7              | -    | μs   |
| tHD:STA             | HOLD Time for "START"                      | 4.0              | -    | μs   |
| <sup>t</sup> LOW    | HOLD Time at SCL CLOCK LOW                 | 4.7              | -    | μs   |
| tHIGH               | HOLD Time at SCL CLOCK HI                  | 4.0              | -    | μs   |
| tHD:DAT             | DATA HOLD Time                             | 0                | -    | μs   |
| <sup>t</sup> SU:DAT | DATA SETUP Time                            | 250              | -    | ns   |
| <sup>t</sup> R      | Rise Time (SDA and SCL)                    | _                | 1000 | ns   |
| tF                  | Fall Time (SDA and SCL)                    | -                | 300  | ns   |
| tsu:sto             | SETUP Time for "STOP"                      | 4.0              | -    | μs   |



#### **READ / WRITE MODES**



# The JLC1562B Supports the following types of Bus Cycles

# 1.) WRITE MODE (A)

| S | Slave Address & R/W | SACK | Write Data (1) | SACK | Р | 1 |
|---|---------------------|------|----------------|------|---|---|
|---|---------------------|------|----------------|------|---|---|

# 2.) WRITE MODE (B)

# 3.) READ MODE (A)

| S | Slave Address & R/W | SACK | Read Data | MACK | Р |  |
|---|---------------------|------|-----------|------|---|--|
|---|---------------------|------|-----------|------|---|--|

# 4.) READ MODE (B)

| S | Slave Address & R/W | SACK | Read Data (1) | MACK | Read Data (2) | MACK | Read Data (3) | MACK | ••• | Р |  |
|---|---------------------|------|---------------|------|---------------|------|---------------|------|-----|---|--|

S = START Condition

SACK = Slave Acknowledgement

MACK = Master Acknowledgement

P = STOP Condition

# JLC1562B


# **READ WRITE DATA FORMAT**






| Slave Address | A0 – A2 | I/O Expander Device Address (Pins A0 – A2)   |  |  |  |
|---------------|---------|--|--|--|--|
|               | A3 – A6 | A6 A5 A4 A3 is hard wired as 0 1 1 1   |  |  |  |
|               | R/W     | 1 : READ ADDRESS   |  |  |  |
|               |         |  |  |  |  |
| Read Data     | D5 – D7 | Output of Comparator "A". ( $V_{th} = 1/2 V_{DD}$ )  |  |  |  |
| D0 – D4       |         | Output of Comparator "B". (Vth = 1/2 VDD OR VDAC) READ LATCH Bit Controls when Data Will Be Latched. |  |  |  |
|               |         |  |  |  |  |

#### <<WRITE MODE>>




| Slave Address  | A0 – A2 | I/O Expander Device Address (Pins A0 – A2)  |  |  |  |
|----------------|---------|---|--|--|--|
|                | A3 – A6 | A6         A5         A4         A3         is hard wired as         0         1         1         1  |  |  |  |
|                | R/W     | 0 : WRITE ADDRESS   |  |  |  |
| Write Data (1) | D0 – D7 | Device Pins P0 to P7 Output Bits.   |  |  |  |
| Write Data (2) | D7      | READ LATCH CONTROL Latch Control of Signals C0 – C4 in the Device BLOCK DIAGRAM   |  |  |  |
|                |         | Data is latched at the ACK after a READ COMMAND.     Data is latched when Comparator "B" switches from 0 to 1.     (switch point is controlled by V <sub>th</sub> .)     Data is reset at the ACK after a READ COMMAND. |  |  |  |
|                | D6      | COMPARATOR "B" V <sub>ref</sub> Control Bit   |  |  |  |
|                |         | $0: V_{ref} = \frac{40}{80} V_{DD}$   |  |  |  |
|                |         | 1: V <sub>ref</sub> = V <sub>DAC</sub>  |  |  |  |
|                | D0 – D5 | DAC Input Bits  |  |  |  |

#### **JLC1562B**



# **JLC1562B**

# **PACKAGE DIMENSIONS**




#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
  DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  DIMENSION B DOES NOT INCLUDE MOLD FLASH.
  ROUNDED CORNERS OPTIONAL.

|     | INC   | HES     | MILLIMETERS |       |  |  |
|-----|-------|---------|-------------|-------|--|--|
| DIM | MIN   | MAX     | MIN         | MAX   |  |  |
| Α   | 0.740 | 0.770   | 18.80       | 19.55 |  |  |
| В   | 0.250 | 0.270   | 6.35        | 6.85  |  |  |
| С   | 0.145 | 0.175   | 3.69        | 4.44  |  |  |
| D   | 0.015 | 0.021   | 0.39        | 0.53  |  |  |
| F   | 0.040 | 0.070   | 1.02        | 1.77  |  |  |
| G   | 0.    | 100 BSC | 2.54 BSC    |       |  |  |
| Н   | 0.    | 050 BSC | 1.27 BSC    |       |  |  |
| J   | 0.008 | 0.015   | 0.21        | 0.38  |  |  |
| K   | 0.110 | 0.130   | 2.80        | 3.30  |  |  |
| L   | 0.295 | 0.305   | 7.50        | 7.74  |  |  |
| M   | 0°    | 10°     | 0°          | 10°   |  |  |
| S   | 0.020 | 0.040   | 0.51        | 1.01  |  |  |

# **F SUFFIX** CASE 966-01 ISSUE O



- OTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS, AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

  4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

  5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE DANIBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 ( 0.018).

|                | MILLIN | IETERS | INCHES    |       |  |  |
|----------------|--------|--------|-----------|-------|--|--|
| DIM            | MIN    | MAX    | MIN       | MAX   |  |  |
| Α              |        | 2.05   |           | 0.081 |  |  |
| Α <sub>1</sub> | 0.05   | 0.20   | 0.002     | 0.008 |  |  |
| b              | 0.35   | 0.50   | 0.014     | 0.020 |  |  |
| С              | 0.18   | 0.27   | 0.007     | 0.011 |  |  |
| D              | 9.90   | 10.50  | 0.390     | 0.413 |  |  |
| Ε              | 5.10   | 5.45   | 0.201     | 0.215 |  |  |
| е              | 1.27   | BSC    | 0.050 BSC |       |  |  |
| HE             | 7.40   | 8.20   | 0.291     | 0.323 |  |  |
| L              | 0.50   | 0.85   | 0.020     | 0.033 |  |  |
| $L_{F}$        | 1.10   | 1.50   | 0.043     | 0.059 |  |  |
| M              | 0 °    | 10°    | 0 °       | 10 °  |  |  |
| Q <sub>1</sub> | 0.70   | 0.90   | 0.028     | 0.035 |  |  |
| Z              |        | 0.78   |           | 0.031 |  |  |

NOTE: The "E" in this Publication Order Number denotes English version. The Japanese version of this document is available from Japan as JLC1562B/D

**ON Semiconductor** and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time) Email: ONlit-german@hibbertco.com

**Phone**: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303-308-7142 (M-F 12:00pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, England, Ireland

#### **CENTRAL/SOUTH AMERICA:**

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549

Phone: 81-3-5740-2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.