Document Title

64Kx16 Bit High-Speed CMOS Static RAM(3.3V Operating)
Operated at Commercial and Industrial Temperature Ranges.

Revision History

Rev.No.	History	Draft Data	Remark
Rev. 0.0	Initial document.	May. 11. 2001	Preliminary
Rev. 0.1	Speed bin modify	June. 18. 2001	Preliminary
Rev. 0.2	Current modify	September. 9. 2001	Preliminary
Rev. 1.0	1. Delete 12ns speed bin. 2. Change Icc for Industrial mode.	December. 18. 2001	Final

Item		Previous	Current
$I_{CC(Industrial)}$	8ns	100mA	90mA
	10ns	85mA	75mA

SAMSUNG
ELECTRONICS

1Mb Async. Fast SRAM Ordering Information

Org.	Part Number	VDD(V)	Speed (ns)	PKG	Temp. & Power
256K x4	K6R1004C1D-JC(I) 10/12	5	10/12	J : 32-SOJ	C : Commercial Temperature ,Normal Power Range I : Industrial Temperature ,Normal Power Range
	K6R1004V1D-JC(I) 08/10	3.3	8/10		
128K x8	K6R1008C1D-J(T)C(I) 10/12	5	10/12	J : 32-SOJ T : 32-TSOP2	
	K6R1008V1D-J(T)C(I) 08/10	3.3	8/10		
64K x16	K6R1016C1D-J(T,E)C(I) 10/12	5	10/12	J : 44-SOJ T : 44-TSOP2 E : 48-TBGA	
	K6R1016V1D-J(T,E)C(I) 08/10	3.3	8/10		

64K x 16 Bit High-Speed CMOS Static RAM(3.3V Operating)

FEATURES

• Fast Access Time 8,10ns(Max.)
• Low Power Dissipation
    Standby (TTL)   : 20mA(Max.)
            (CMOS) :   5mA(Max.)
    Operating   K6R1016V1D- 08: 80mA(Max.)
                 K6R1016V1D-10: 65mA(Max.)
• Single 3.3V Power Supply
• TTL Compatible Inputs and Outputs
• Fully Static Operation
    - No Clock or Refresh required
• Three State Outputs
• Center Power/Ground Pin Configuration
• Data Byte Control: $\overline{LB}$: I/O$_1$~ I/O$_8$, $\overline{UB}$: I/O$_9$~ I/O$_{16}$
• Standard Pin Configuration:
        K6R1016V1D-J: 44-SOJ-400
        K6R1016V1D-T: 44-TSOP2-400BF
        K6R1016V1D-E: 48-TBGA (6.0mm X 7.0mm)
                with 0.75mm ball pitch
• Operating in Commercial and Industrial Temperature range.

GENERAL DESCRIPTION

The K6R1016V1D is a 1,048,576-bit high-speed Static Random Access Memory organized as 65,536 words by 16 bits.
The K6R1016V1D uses 16 common input and output lines and has at output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control ($\overline{UB}$, $\overline{LB}$). The device is fabricated using SAMSUNG′s advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R1016V1D is packaged in a 400mil 44-pin plastic SOJ or TSOP2 forward or 48-TBGA.

FUNCTIONAL BLOCK DIAGRAM

PIN FUNCTION

Pin Name	Pin Function
A$_0$ - A$_{15}$	Address Inputs
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
$\overline{OE}$	Output Enable
$\overline{LB}$	Lower-byte Control(I/O$_1$~I/O$_8$)
$\overline{UB}$	Upper-byte Control(I/O$_9$~I/O$_{16}$)
I/O$_1$ ~ I/O$_{16}$	Data Inputs/Outputs
V$_{CC}$	Power(+3.3V)
V$_{SS}$	Ground
N.C	No Connection

SAMSUNG
ELECTRONICS

PIN CONFIGURATION *(TOP VIEW)*

```
A0   1  ○            44  A15
A1   2               43  A14
A2   3               42  A13
A3   4               41  OE̅
A4   5               40  UB̅
CS̅   6               39  LB̅
I/O1 7               38  I/O16
I/O2 8               37  I/O15
I/O3 9     SOJ/      36  I/O14
I/O4 10    TSOP2     35  I/O13
Vcc  11              34  Vss
Vss  12              33  Vcc
I/O5 13              32  I/O12
I/O6 14              31  I/O11
I/O7 15              30  I/O10
I/O8 16              29  I/O9
WE̅   17              28  N.C
A5   18              27  A12
A6   19              26  A11
A7   20              25  A10
A8   21              24  A9
N.C  22              23  N.C
```

```
         1       2       3       4       5       6
A       LB̅      OE̅      A0      A1      A2      N.C
B      I/O1     UB̅      A3      A4      CS̅     I/O9
C      I/O2    I/O3     A5      A6     I/O11   I/O10
D      Vss     I/O4     N.C     A7     I/O12    Vcc
E      Vcc     I/O5     N.C     N.C    I/O13    Vss
F      I/O7    I/O6     A14     A15    I/O14   I/O15
G      I/O8     N.C     A12     A13     WE̅    I/O16
H       N.C     A8      A9      A10     A11     N.C
```

48-TBGA (Top View)

ABSOLUTE MAXIMUM RATINGS*

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss		V_{IN}, V_{OUT}	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss		Vcc	-0.5 to 4.6	V
Power Dissipation		P_d	1	W
Storage Temperature		T_{STG}	-65 to 150	°C
Operating Temperature	Commercial	T_A	0 to 70	°C
	Industrial	T_A	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T$_A$= 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	V_{IH}	2.0	-	Vcc+0.3[1]	V
Input Low Voltage	V_{IL}	-0.3[2]	-	0.8	V

(1) V_{IH}(Max) = Vcc + 2.0V a.c(Pulse Width ≤ 8ns) for I ≤ 20mA
(2) V_{IL}(Min) = -2.0V a.c(Pulse Width ≤ 8ns) for I ≤ 20mA.

SAMSUNG
ELECTRONICS

DC AND OPERATING CHARACTERISTICS*(T_A=0 to 70°C, V_{CC}=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions				Min	Max	Unit
Input Leakage Current	I_{LI}	V_{IN}=V_{SS} to V_{CC}				-2	2	μA
Output Leakage Current	I_{LO}	$\overline{CS}$=V_{IH} or $\overline{OE}$=V_{IH} or $\overline{WE}$=V_{IL} V_{OUT}=V_{SS} to V_{CC}				-2	2	μA
Operating Current	I_{CC}	Min. Cycle, 100% Duty $\overline{CS}$=V_{IL}, V_{IN}=V_{IH} or V_{IL}, I_{OUT}=0mA	Com.	8ns		-	80	mA
				10ns		-	65	
			Ind.	8ns		-	90	
				10ns		-	75	
Standby Current	I_{SB}	Min. Cycle, $\overline{CS}$=V_{IH}				-	20	mA
	I_{SB1}	f=0MHz, $\overline{CS}$≥V_{CC}-0.2V, V_{IN}≥V_{CC}-0.2V or V_{IN}≤0.2V				-	5	
Output Low Voltage Level	V_{OL}	I_{OL}=8mA				-	0.4	V
Output High Voltage Level	V_{OH}	I_{OH}=-4mA				2.4	-	V

* The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	$C_{I/O}$	$V_{I/O}$=0V	-	8	pF
Input Capacitance	C_{IN}	V_{IN}=0V	-	6	pF

* Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS(T_A=0 to 70°C, V_{CC}=3.3V+0.3V/-0.15V, unless otherwise noted.)
TEST CONDITIONS*

| Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

* The above test conditions are also applied at industrial temperature range.

Output Loads(A)

Output Loads(B)
for t_{HZ}, t_{LZ}, t_{WHZ}, t_{OW}, t_{OLZ} & t_{OHZ}

* Capacitive Load consists of all components of the test environment.

* Including Scope and Jig Capacitance

SAMSUNG ELECTRONICS

READ CYCLE*

Parameter	Symbol	K6R1016V1D-08		K6R1016V1D-10		Unit
		Min	Max	Min	Max	
Read Cycle Time	t_{RC}	8	-	10	-	ns
Address Access Time	t_{AA}	-	8	-	10	ns
Chip Select to Output	t_{CO}	-	8	-	10	ns
Output Enable to Valid Output	t_{OE}	-	4	-	5	ns
Chip Enable to Low-Z Output	t_{LZ}	3	-	3	-	ns
Output Enable to Low-Z Output	t_{OLZ}	0	-	0	-	ns
Chip Disable to High-Z Output	t_{HZ}	0	4	0	5	ns
Output Disable to High-Z Output	t_{OHZ}	0	4	0	5	ns
Output Hold from Address Change	t_{OH}	3	-	3	-	ns
Chip Selection to Power Up Time	t_{PU}	0	-	0	-	ns
Chip Selection to Power DownTime	t_{PD}	-	8	-	10	ns

* The above parameters are also guaranteed at industrial temperature range.

WRITE CYCLE*

| Parameter	Symbol	K6R1016V1D-08		K6R1016V1D-10		Unit
		Min	Max	Min	Max	
Write Cycle Time	t_{WC}	8	-	10	-	ns
Chip Select to End of Write	t_{CW}	6	-	7	-	ns
Address Set-up Time	t_{AS}	0	-	0	-	ns
Address Valid to End of Write	t_{AW}	6	-	7	-	ns
Write Pulse Width($\overline{OE}$ High)	t_{WP}	6	-	7	-	ns
Write Pulse Width($\overline{OE}$ Low)	t_{WP1}	8	-	10	-	ns
Write Recovery Time	t_{WR}	0	-	0	-	ns
Write to Output High-Z	t_{WHZ}	0	4	0	5	ns
Data to Write Time Overlap	t_{DW}	4	-	5	-	ns
Data Hold from Write Time	t_{DH}	0	-	0	-	ns
End of Write to Output Low-Z	t_{OW}	3	-	3	-	ns

* The above parameters are also guaranteed at industrial temperature range.

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$, $\overline{UB}$, $\overline{LB}=V_{IL}$)

SAMSUNG
ELECTRONICS

**TIMING WAVEFORM OF READ CYCLE(2)** ($\overline{WE}$=V$_{IH}$)

NOTES(READ CYCLE)

1. $\overline{WE}$ is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t$_{HZ}$ and t$_{OHZ}$ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V$_{OH}$ or V$_{OL}$ levels.
4. At any given temperature and voltage condition, t$_{HZ}$(Max.) is less than t$_{LZ}$(Min.) both for a given device and from device to device.
5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS}$=V$_{IL}$.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

**TIMING WAVEFORM OF WRITE CYCLE(1)** ($\overline{OE}$ =Clock)

SAMSUNG
ELECTRONICS

TIMING WAVEFORM OF WRITE CYCLE(2) ($\overline{OE}$ =Low fixed)

Address

tWC

$\overline{CS}$

tAW

tCW(3)

tWR(5)

$\overline{UB}$, $\overline{LB}$

tBW

$\overline{WE}$

tAS(4)

tWP1(2)

tDW   tDH

Data in

High-Z   Valid Data

tWHZ(6)   tOW   (10)   (9)

Data out

High-Z

TIMING WAVEFORM OF WRITE CYCLE(3) ($\overline{CS}$=Controlled)

Address

tWC

$\overline{CS}$

tAW

tCW(3)

tWR(5)

$\overline{UB}$, $\overline{LB}$

tBW

$\overline{WE}$

tAS(4)

tWP(2)

tDW   tDH

Data in

High-Z   Valid Data   High-Z

tLZ   tWHZ(6)

Data out

High-Z   High-Z(8)

SAMSUNG

ELECTRONICS

TIMING WAVEFORM OF WRITE CYCLE(4) ($\overline{UB}$, $\overline{LB}$ Controlled)

NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low CS, WE, LB and UB. A write begins at the latest transition $\overline{CS}$ going low and $\overline{WE}$ going low; A write ends at the earliest transition $\overline{CS}$ going high or $\overline{WE}$ going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of $\overline{CS}$ going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as $\overline{CS}$ or $\overline{WE}$ going high.
6. If OE, $\overline{CS}$ and $\overline{WE}$ are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	$\overline{LB}$	$\overline{UB}$	Mode	I/O Pin		Supply Current
						I/O$_1$~I/O$_8$	I/O$_9$~I/O$_{16}$	
H	X	X*	X	X	Not Select	High-Z	High-Z	I$_{SB}$, I$_{SB1}$
L	H	H	X	X	Output Disable	High-Z	High-Z	I$_{CC}$
L	X	X	H	H		High-Z	High-Z	
L	H	L	L	H	Read	D$_{OUT}$	High-Z	I$_{CC}$
			H	L		High-Z	D$_{OUT}$	
			L	L		D$_{OUT}$	D$_{OUT}$	
L	L	X	L	H	Write	D$_{IN}$	High-Z	I$_{CC}$
			H	L		High-Z	D$_{IN}$	
			L	L		D$_{IN}$	D$_{IN}$	

* X means Don't Care.

SAMSUNG

ELECTRONICS

PACKAGE DIMENSIONS

Units:millimeters/Inches

44-SOJ-400

44-TSOP2-400BF

Units:millimeters/Inches

SAMSUNG

ELECTRONICS

Revision 1.0
December 2001

K6R1016V1D CMOS SRAM

PACKAGE DIMENSION

Unit: millimeters

48 TAPE BALL GRID ARRAY(0.75mm ball pitch)

Top View

Bottom View

Side View

Detail A

	Min	Typ	Max
A	-	0.75	-
B	5.90	6.00	6.10
B1	-	3.75	-
C	6.90	7.00	7.10
C1	-	5.25	-
D	0.40	0.45	0.50
E	0.80	0.90	1.00
E1	-	0.55	-
E2	0.30	0.35	0.40
Y	-	-	0.08

Notes.
1. Bump counts: 48(8 row x 6 column)
2. Bump pitch: (x,y)=(0.75 x 0.75)(typ.)
3. All tolerence are +/-0.050 unless otherwise specified.
4. Typ: Typical
5. Y is coplanarity: 0.08(Max)

SAMSUNG ELECTRONICS