Document Title

64Kx16 Bit High-Speed CMOS Static RAM(3.3V Operating) Operated at Commercial and Industrial Temperature Ranges.

8ns

10ns

ICC(Industrial)

Revision History

| <u>Rev.No.</u> | <u>History</u> | | | Draft Data | <u>Remark</u> |
|----------------------------------|--|-----------------|---------|---|---|
| Rev. 0.0 Rev. 0.1 Rev. 0.2 | Initial document. Speed bin modify Current modify | | | May. 11. 2001 June. 18. 2001 September. 9. 2001 | Preliminary Preliminary Preliminary |
| Rev. 1.0 | 1. Delete 12ns speed bin. 2. Change Icc for Industrial mo Item | de. Previous | Current | December. 18. 2001 | Final |

90mA

75mA

100mA

85mA

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



1Mb Async. Fast SRAM Ordering Information

| Org. | Part Number | VDD(V) | Speed (ns) | PKG | Temp. & Power |
|----------|-----------------------------|--------|--------------|-----------------------------|---|
| 256K x4 | K6R1004C1D-JC(I) 10/12 | 5 | 10/12 | - J : 32-SOJ | |
| 2001 74 | K6R1004V1D-JC(I) 08/10 | 3.3 | 8/10 | 5.32-505 | C : Commercial Temperature |
| 128K x8 | K6R1008C1D-J(T)C(I) 10/12 | 5 | 10/12 | J : 32-SOJ | Normal Power Range, I : Industrial Temperature |
| 12017 X0 | K6R1008V1D-J(T)C(I) 08/10 | 3.3 | 8/10 | T : 32-TSOP2 | ,Normal Power Range |
| 64K x16 | K6R1016C1D-J(T,E)C(I) 10/12 | 5 | 10/12 | J : 44-SOJ | |
| | K6R1016V1D-J(T,E)C(I) 08/10 | 3.3 | 8/10 | T : 44-TSOP2 E : 48-TBGA | |



64K x 16 Bit High-Speed CMOS Static RAM(3.3V Operating)

FEATURES


- Fast Access Time 8,10ns(Max.)
- Low Power Dissipation Standby (TTL) : 20mA(Max.)
- (CMOS) : 5mA(Max.) Operating K6R1016V1D- 08: 80mA(Max.) K6R1016V1D-10: 65mA(Max.)
- Single 3.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Data Byte Control: LB: I/O1~ I/O8, UB: I/O9~ I/O16
- Standard Pin Configuration:
 - K6R1016V1D-J: 44-SOJ-400 K6R1016V1D-T: 44-TSOP2-400BF K6R1016V1D-E: 48-TBGA (6.0mm X 7.0mm) with 0.75mm ball pitch
- Operating in Commercial and Industrial Temperature range.

GENERAL DESCRIPTION

The K6R1016V1D is a 1,048,576-bit high-speed Static Random Access Memory organized as 65,536 words by 16 bits.

The K6R1016V1D uses 16 common input and output lines and has at output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control (\overline{UB} , \overline{LB}). The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R1016V1D is packaged in a 400mil 44-pin plastic SOJ or TSOP2 forward or 48-TBGA.

FUNCTIONAL BLOCK DIAGRAM



PIN FUNCTION


| Pin Name | Pin Function |
|--------------|--------------------------------|
| A0 - A15 | Address Inputs |
| WE | Write Enable |
| CS | Chip Select |
| OE | Output Enable |
| LB | Lower-byte Control(I/O1~I/O8) |
| UB | Upper-byte Control(I/O9~I/O16) |
| I/O1 ~ I/O16 | Data Inputs/Outputs |
| Vcc | Power(+3.3V) |
| Vss | Ground |
| N.C | No Connection |




K6R1016V1D

CMOS SRAM

PIN CONFIGURATION(TOP VIEW)





ABSOLUTE MAXIMUM RATINGS*


| Param | neter | Symbol | Rating | Unit |
|-----------------------------|--------------|-----------|-------------|------|
| Voltage on Any Pin Relative | e to Vss | Vin, Vout | -0.5 to 4.6 | V |
| Voltage on Vcc Supply Rela | ative to Vss | Vcc | -0.5 to 4.6 | V |
| Power Dissipation | | Pd | 1 | W |
| Storage Temperature | | Тѕтс | -65 to 150 | °C |
| Operating Temperature | Commercial | ТА | 0 to 70 | °C |
| Operating Temperature | Industrial | Та | -40 to 85 | °C |

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (TA= 0 to 70°C)

| Parameter | Symbol | Min | Тур | Max | Unit |
|--------------------|--------|---------|-----|------------|------|
| Supply Voltage | Vcc | 3.0 | 3.3 | 3.6 | V |
| Ground | Vss | 0 | 0 | 0 | V |
| Input High Voltage | Vih | 2.0 | - | Vcc+0.3(1) | V |
| Input Low Voltage | VIL | -0.3(2) | - | 0.8 | V |

(1) VIH(Max) = Vcc + 2.0V a.c(Pulse Width \leq 8ns) for I \leq 20mA





DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise specified)

| Parameter | Symbol | Test Condition | S | | Min | Max | Unit |
|---------------------------|---|---|------|------|-----|-----|------|
| Input Leakage Current | L | VIN=Vss to Vcc | -2 | 2 | μA | | |
| Output Leakage Current | Ilo | CS=VIH or OE=VIH or WE=VIL VOUT=Vss to Vcc | -2 | 2 | μΑ | | |
| Operating Current | Icc | Min. Cycle, 100% Duty | Com. | 8ns | - | 80 | mA |
| | | CS=VIL, VIN=VIH or VIL, IOUT=0mA | | 10ns | - | 65 | |
| | | | Ind. | 8ns | - | 90 | |
| | | | | 10ns | - | 75 | |
| Standby Current | lsв | Min. Cycle, CS=Vн | | | - | 20 | mA |
| | ISB1 f=0MHz , <u>CS</u> ≥Vcc-0.2V, VIN≥Vcc-0.2V or VIN≤0.2V | | | | - | 5 | |
| Output Low Voltage Level | Vol | IoL=8mA | - | 0.4 | V | | |
| Output High Voltage Level | Vон | Іон=-4mA | | | 2.4 | - | V |

* The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

| ltem | Symbol | Test Conditions | MIN | Max | Unit |
|--------------------------|--------|-----------------|-----|-----|------|
| Input/Output Capacitance | Ci/O | VI/O=0V | - | 8 | pF |
| Input Capacitance | CIN | VIN=0V | - | 6 | pF |


* Capacitance is sampled and not 100% tested.


AC CHARACTERISTICS(TA=0 to 70°C, Vcc=3.3V+0.3V/-0.15V, unless otherwise noted.) TEST CONDITIONS*


| Parameter | Value |
|--|-----------|
| Input Pulse Levels | 0V to 3V |
| Input Rise and Fall Times | 3ns |
| Input and Output timing Reference Levels | 1.5V |
| Output Loads | See below |

* The above test conditions are also applied at industrial temperature range.

Output Loads(A)







* Capacitive Load consists of all components of the test environment.

* Including Scope and Jig Capacitance



+3.3V

READ CYCLE*

| Banamatan | Cumb al | K6R101 | 6V1D-08 | K6R101 | K6R1016V1D-10 | |
|----------------------------------|---------|--------|---------|--------|---------------|------|
| Parameter | Symbol | Min | Max | Min | Max | Unit |
| Read Cycle Time | tRC | 8 | - | 10 | - | ns |
| Address Access Time | tAA | - | 8 | - | 10 | ns |
| Chip Select to Output | tco | - | 8 | - | 10 | ns |
| Output Enable to Valid Output | tOE | - | 4 | - | 5 | ns |
| Chip Enable to Low-Z Output | tLZ | 3 | - | 3 | - | ns |
| Output Enable to Low-Z Output | tolz | 0 | - | 0 | - | ns |
| Chip Disable to High-Z Output | tHZ | 0 | 4 | 0 | 5 | ns |
| Output Disable to High-Z Output | tohz | 0 | 4 | 0 | 5 | ns |
| Output Hold from Address Change | toн | 3 | - | 3 | - | ns |
| Chip Selection to Power Up Time | tPU | 0 | - | 0 | - | ns |
| Chip Selection to Power DownTime | tPD | - | 8 | - | 10 | ns |

* The above parameters are also guaranteed at industrial temperature range.


WRITE CYCLE*

| Denemotes | Cumhal | K6R101 | 6V1D-08 | K6R1016V1D-10 | | Unit |
|-------------------------------|--------|--------|---------|---------------|-----|------|
| Parameter | Symbol | Min | Max | Min | Max | Unit |
| Write Cycle Time | twc | 8 | - | 10 | - | ns |
| Chip Select to End of Write | tcw | 6 | - | 7 | - | ns |
| Address Set-up Time | tas | 0 | - | 0 | - | ns |
| Address Valid to End of Write | taw | 6 | - | 7 | - | ns |
| Write Pulse Width(OE High) | tWP | 6 | - | 7 | - | ns |
| Write Pulse Width(OE Low) | tWP1 | 8 | - | 10 | - | ns |
| Write Recovery Time | twr | 0 | - | 0 | - | ns |
| Write to Output High-Z | twnz | 0 | 4 | 0 | 5 | ns |
| Data to Write Time Overlap | tDW | 4 | - | 5 | - | ns |
| Data Hold from Write Time | tDH | 0 | - | 0 | - | ns |
| End of Write to Output Low-Z | tow | 3 | - | 3 | - | ns |

* The above parameters are also guaranteed at industrial temperature range.


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH, UB, LB=VIL)






TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)



NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoL levels.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS=VIL
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (DE =Clock)







Revision 1.0

December 2001

TIMING WAVEFORM OF WRITE CYCLE(2) (OE =Low fixed)




TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)





TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled)



NOTES(WRITE CYCLE)

- All write cycle timing is referenced from the <u>last valid address to the first transition address</u>.
 A write occurs during the overlap of a low CS, <u>WE</u>, LB and UB. <u>A write begins at the latest transition CS going low and WE</u> going low; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of CS going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twrk is measured from the end of write to the address change. twrk applied in case a write ends as CS or WE going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
 If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.

- Dout is <u>the</u> read data of the new address.
 When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

| cs | WE | OE | LB | UB | Mada | Mode I/O Pin | | Supply Current |
|----|-----|----|----|----|----------------|--------------|------------|----------------|
| 03 | VVL | 0L | LD | 0B | WODE | I/O1~I/O8 | I/O9~I/O16 | Supply Current |
| н | Х | Х* | Х | Х | Not Select | High-Z | High-Z | ISB, ISB1 |
| L | Н | Н | Х | Х | Output Dischlo | llich 7 | Lliah 7 | |
| L | Х | Х | Н | Н | Output Disable | High-Z | High-Z | Icc |
| | | | L | Н | | Dout | High-Z | |
| L | н | L | н | L | Read | High-Z | Dout | lcc |
| | | | L | L | | Dout | Dout | |
| | | | L | Н | | DIN | High-Z | |
| L | L | х | Н | L | Write | High-Z | Din | lcc |
| | | | L | L | | DIN | Din | |

FUNCTIONAL DESCRIPTION


* X means Don't Care.




PACKAGE DIMENSIONS

Units:millimeters/Inches

44-SOJ-400



44-TSOP2-400BF




K6R1016V1D

CMOS SRAM

PACKAGE DIMENSION

48 TAPE BALL GRID ARRAY(0.75mm ball pitch)





- 4. Typ: Typical
- 5. Y is coplanarity: 0.08(Max)



D

Е

E1

E2

Υ

0.40

0.80

-

0.30

-

0.45

0.90

0.55

0.35

-

0.50

1.00

-

0.40

0.08