### **80 CHANNEL SEGMENT DRIVER FOR** LCD DOT MATRIX LCD

The KS0104 is a LCD driver LSI which is fabricated by low power CMOS high voltage process technology. This device consists of 80 bit bidirectional shift register, 80 bit data latch and 80 bit driver (refer to fig 1).

## FUNCTION

- · Dot matrix LCD segment driver with 80 channel output
- Input/Output signal
  - Input: 4 bit parallel display data, control pulse from controller and bias voltage (V1, V3, V4, VEE) Output: 80 channel waveform for LCD driving.
- · Power down function to make power consumption low.

#### **FEATURES**

- Power supply voltage: +5V±10%
- Supply voltage for display: -8~-28V(VEE-VDD)
- Parallel data processing (4 bit)
- Applicable LCD duty:  $\frac{1}{64} \sim \frac{1}{256}$
- Interface

| driver         |               |  |  |  |  |
|----------------|---------------|--|--|--|--|
| COM            | SEG (cascade) |  |  |  |  |
| KS0083, KS0103 | Other KS0104  |  |  |  |  |


· High voltage CMOS process

SAMSUNG

ELECTRONICS

· 100 QFP and bare chip available.

#### **BLOCK DIAGRAM** S1 S2 S3 S78 S79 S80 V1 E V<sub>3</sub> E 80 bit 4-level driver V4 [ VEE [ МΓ 80 bit level shifter DISPOFF [ CLIE 80 bit data latch 🗋 SHL D<sub>0</sub> [ $D_1 \Gamma$ 20×4 bit bidirectional shift register D2 [ 🗅 v<sub>ss</sub> $D_3$ Г shift CL CL<sub>2</sub> [ power down ELC function ᅣᄚ Fig 1. KS0104 Functional block diagram



🔳 7964142 0021994 872 🎟

KS0104

## **PIN CONFIGURATION**





Fig. 2. 100 QFP Top View



## MAXIMUM ABSOLUTE LIMIT (Ta=25°C)

| Characteristic        | Symbol           | Value                     | Unit |
|-----------------------|------------------|---------------------------|------|
| Power supply voltage  | V <sub>DD</sub>  | -0.3~6.0                  | V    |
| Driver supply voltage | VLCD             | 0~30                      | v    |
| Input voltage         | VIN              | -0.3~V <sub>DD</sub> +0.3 | v    |
| Operating temperature | T <sub>opr</sub> | -20~+85                   | °C   |
| Storage temperature   | T <sub>stg</sub> | -55~+150                  | °C   |

Voltage greater than above may result in damage to the circuit.



## **ELECTRICAL CHARACTERISTICS**

## DC Characteristics ( $V_{DD}$ =5V±10%, $V_{SS}$ =0V, Ta=25°C, CL=15pF)

| Characteristic      | Symbol                           |  | Test Condition                            | Min                | Тур | Max                | Unit |
|---------------------|----------------------------------|--|---|--------------------|-----|--------------------|------|
| Operating Voltage   |                                  |  | 4.5                                       |                    | 5.5 |                    |      |
|                     | V <sub>DD</sub> -V <sub>EE</sub> |  | _   | 8                  |     | 28                 |      |
| Input Voltage (* 1) | VIH                              |  | _   | 0.8V <sub>DD</sub> | _   | -                  | V    |
|                     | ViL                              |  |   | _                  | _   | 0.2V <sub>DD</sub> |      |
| Input Current (* 1) | Ιн                               | VIF  | 1=V <sub>DD</sub> , V <sub>DD</sub> =5.5V | _                  | _   | 1                  |      |
| input outrent ( 1)  | հլ                               | VI   | _   | _                  | -1  | μΑ                 |      |
| Output Voltage (*2) | V <sub>OH</sub>                  | I <sub>0</sub> =-                            | V <sub>DD</sub> -0.4                      |                    | _   |                    |      |
| Oulput Vollage ( 2) | VOL                              | I <sub>O</sub> =0.2mA, V <sub>DD</sub> =4.5V |   |                    |     | 0.4                | V    |
| On resistance (*3)  | R <sub>ON</sub>                  | $V_{DD}-V_{EE}=23V$                          | V <sub>DD</sub> =4.5V *4IVn-Vol=0.25V     | _                  | 2   | 4                  | kΩ   |
| Supply current (*5) | IDDSBY                           | CL2=1MHz                                     | Display data is not processing            | _                  | _   | 200                | μA   |
|                     | וסס                              | $V_{DD} = 5.5V$                              | Display data is processing                |                    | _   | 3                  | mA   |
|                     | IV                               | $V_{DD}-V_{EE}=26V$                          | Current on V1, V3, V4 VEE pins            | _                  |     | ±100               | μA   |
| Input capacitance   | CI                               |  |   | 5                  | _   | pF                 |      |

\*1; Applicable pin; CL1 CL2, EI, E0, D0-D3 SHL, DISPOFF, M

\*2; Applicable pin; EI, EO

\*3; Applicable pin; S1-S80


\*4;  $V_n = V_{DD} \cdot V_{EE}$ ,  $V_3 = 13/15$  ( $V_{DD} \cdot V_{EE}$ ),  $V_4 = 2/15$  ( $V_{DD} \cdot V_{EE}$ ),  $V_{DD} = V_1$ 


\*5; Display data 1010-M=40Hz.

SAMSUNG **ELECTRONICS** 

## AC CHARACTERISTICS ( $V_{DD}$ =+5±10%, $V_{SS}$ =0V, $T_a$ =+25°C, $C_L$ =15pF)

| Caracteristic               | Symbol          | Test Conditions | Min | Тур | Max | Unit |
|-----------------------------|-----------------|-----------------|-----|-----|-----|------|
| Clock frequency             | fcL             | Duty=50%        | 3.4 |     |     | MHz  |
| Clock, pulse width          | tw              |                 | 100 |     |     |      |
| Clock rise/fall time        | fct             |                 | -   |     | 50  |      |
| Data set-up time            | tsu             |                 | 50  | -   |     |      |
| Data hold time              | t <sub>DH</sub> |                 | 80  | _   | —   |      |
| Clock-CL1 time              | tcL             |                 | 200 | —   | —   | ns   |
| CL <sub>1</sub> set-up time | tcsu            |                 | 90  |     | -   |      |
| CL1-clock time              | tск             |                 | 200 |     | _   |      |
| Propagation delay time      |                 | EO Output       |     |     | 224 |      |
|                             | tPHL            | El Output       | -   |     | 224 |      |
| EO, El set-up time          |                 | EO Input        | 70  | _   | _   |      |
|                             | tesu            | El Input        | 70  |     |     |      |





## **PIN DESCRIPTION**

SAMSUNG

ELECTRONICS

| Pin(No)   | Input<br>output |         | name  |   | Function  |  |                         |  |  |  |  |  |
|---|-----------------|---------|---|---|---|--|-------------------------|--|--|--|--|--|
| V <sub>DD</sub> (40)  |                 | Powe    | r supply  | Fo  | r logical circuit (+5V±1)   | 0%)  | Power                   |  |  |  |  |  |
| V <sub>SS</sub> (42)  |                 |         |   | ov  | (GND)   |  |                         |  |  |  |  |  |
| V <sub>EE</sub> (33)  |                 |         |   | Foi   | r LCD drive circuit   |  |                         |  |  |  |  |  |
| V <sub>1</sub> ,V <sub>3</sub><br>V <sub>4</sub> ,<br>(34-36) | Input           |         | driver output<br>je level   | Bia   | Bias supply voltage terminals to drive the LCD.<br>Bias voltage divided by the resistance is usually<br>used as supply voltage source. (refer to note I)  |  |                         |  |  |  |  |  |
| S₁∼S <sub>80</sub><br>(1-30,<br>51-100)                       | output          | LCD     | driver output   | lato<br>On<br>vol   | ch contents. e of $V_1, V_3, V_4$ and $V_{EE}$  | ch corresponds to the respective<br>is selected as a display driving<br>the combination of the latched data<br>note 2)                     | LCD                     |  |  |  |  |  |
| CL2 (47)  | input           | data s  | shift clock   | shil<br>pul:  | Clock pulse input for the 4 bit parallel shift register. The data is shifted to 80 bit shift register at the falling edge of the clock pulse. The clock pulse, which was input when the ENABLE F/F is not active condition, is invalid.   |  |                         |  |  |  |  |  |
| M (38)  | input           |         | ate signal<br>D driver<br>t   |   | Alternate signal input pin for LCD driving.<br>Normal frame inversion signal is input   |  |                         |  |  |  |  |  |
| CLI (49)  | input           | data k  | tch clock The signal for latching the shift register contents is input terminal.<br>CL1 pulse "H" level initializes ENABLE F/F. |   | data latch clock  |  |                         |  |  |  |  |  |
| DISPOFF<br>(39)   | input           | output  | t level contro  | leve<br>LCI   | Control input pin for display data output level ( $S_1 \sim S_{80}$ ). V <sub>1</sub><br>level is output from $S_1 \sim S_{80}$ terminal during "L" level input.<br>LCD becomes non-selected by V <sub>1</sub> level output from every<br>output of segment drivers and every output of common drivers. |  |                         |  |  |  |  |  |
| SHL(41)   | Input           | Data    |   |   |   |  |                         |  |  |  |  |  |
| EO, EI<br>(31,50)   | Input<br>Output | interfa |   | terr<br>The<br>EO   | ninal according to the co<br>shifting direction of eac  | either input terminal or output<br>ndition of SHL.<br>h data, $D_0 \sim D_3$ , the I/O condition of<br>n of SHL are described in the table |                         |  |  |  |  |  |
|   |                 | pin     | ١/O   | SHL   | Display data<br>shift direction   | Description  |                         |  |  |  |  |  |
|   |                 | ĒŌ      | Input   | L   | D <sub>0</sub> ; S <sub>1</sub> →S <sub>5</sub> →S <sub>77</sub><br>D <sub>1</sub> ; S <sub>2</sub> →S <sub>6</sub> →S <sub>78</sub>  | Input terminal to ENABLE F/F of KS0104   |                         |  |  |  |  |  |
|   |                 | E       | Output  | -   | D <sub>2</sub> ; S <sub>3</sub> →S <sub>7</sub> →S <sub>79</sub><br>D <sub>3</sub> ; S <sub>4</sub> →S <sub>8</sub> →S <sub>80</sub>  | Output terminal of ENABLE F/F. El is<br>to next KS0104's EO when the K<br>connected in series (cascade connec                              | 50104's are             |  |  |  |  |  |
|   | [               | ĒĨ      | Input   | $\begin{array}{c} H \\ D_1; \ S_{79} \twoheadrightarrow S_{75} \twoheadrightarrow S_3 \\ D_2; \ S_{78} \twoheadrightarrow S_{74} \twoheadrightarrow S_2 \\ D_3; \ S_{77} \twoheadrightarrow S_{73} \twoheadrightarrow S_1 \end{array} \begin{array}{c} Output terminal of ENABLI \\ \overline{EO} \text{ is connected to ne} \\ the KS0104's are constrained \end{array}$ |   | Input terminal to ENABLE F/F of KS0  | <s0104< td=""></s0104<> |  |  |  |  |  |
|   |                 | ĒŌ      | Output  |   |   | Output terminal of ENABLE F/F.<br>EO is connected to next KS010-<br>the KS0104's are connected in a<br>(cascade connection)                |                         |  |  |  |  |  |

📟 7964142 OO21998 418 🛤

2

145

## PIN DESCRIPTION (continued)


| Pin(No)          | Input<br>Output | name |                |                     | Function                         |  |   |  |  |  | Function |  | Interface |
|------------------|-----------------|------|----------------|---------------------|----------------------------------|--|---|--|--|--|----------|--|-----------|
|                  |                 | PIN  | 1/0            | SHL                 |                                  | Dat  | a direction   |  |  |  |          |  |           |
|                  |                 | EO   | Input          | L                   |                                  |  | S S S S S S S S S<br>7 7 7 7 7 7 7 8  |  |  |  |          |  |           |
|                  |                 | EI   | Output         |                     |                                  |  | 3 4 5 6 7 8 9 0<br>D D D D D D D D D<br>0 1 2 3 0 1 2 3                                       |  |  |  |          |  |           |
|                  |                 |      |                |                     |                                  | Last data<br>D0<br>D1<br>D2<br>D3  | first data  |  |  |  |          |  |           |
|                  |                 | El   | Input          | н                   |                                  |  | <b>SSSSSSS</b>  |  |  |  |          |  |           |
|                  |                 | ΈΟ   | Output         |                     |                                  | $\begin{array}{c} S S S S S \\ 1 2 3 4 \\ \hline D D D D \\ 3 2 1 0 \\ \hline \\ First data \\ \hline \\ \hline \\ \hline \\ \\ \hline \\ \\ \hline \\ \\ \hline \\ \\ \\ \\ $ | 7 7 7 7 7 7 7 8 9<br>3 4 5 6 7 8 9 0<br>D D D D D D D D D D D<br>3 2 1 0 3 2 1 0<br>Last data |  |  |  |          |  |           |
| Do~D3<br>(43-46) | Input           |      | ay data<br>put | synchron<br>The con | nized wi<br>nbinatio<br>d the di | ut pins for 4 bit parallel sh<br>th the clock pulse.<br>n of D0~D3 level, M sig<br>splay on the LCD panel i  | nal, Display data output<br>s described on the table  |  |  |  |          |  |           |



KS0104

#### \*NOTE 1

The below figure shows when the bias voltage is divided by the resistor (1/15 Bias, 1/200 Duty)



#### \*NOTE 2 Truth table

| м | Latched data | DISPOFF | Output level (S1-S80 |
|---|--------------|---------|----------------------|
| L | L            | Н       |                      |
| L | н            | Н       | V1                   |
| н | L            | н       | V4                   |
| н | Н            | н       | VEE                  |
| x | x            | L       | V1                   |

7964342 0022000 774



#### \*NOTE 3

EO and El pins working as input terminals.
ENABLE F/F stops Display Data In at "H" level input. ENABLE F/F starts Display data In at "L" level input.

• EO and EI pins working as output terminals.


These terminals are set to the "H" level immediately after ENABLE F/F is initialized by the load pulse. Upon completion of 80-bit serial/parallel conversion using the shift clock input from the CL2 terminal, these terminals are then set to the "L" level.

The operation of ENABLE F/F is terminated and held unchanged until the next load pulse is detected. (For cascade connection, refer to the application circuit drawing.)

## POWER DOWN FUNCTION

In order to reduce the power consumption, in case of cascade connection, KS0104 has a "power down function".

| Ē  |               | Enable   | L |  |
|----|---------------|--|---|--|
|    | Enable input  | Disable  | Н |  |
| EŌ | Enable output | EO of N th driver is connected to El of (N+1) th driver KS0104 |   |  |




SHL = "H" (Ei=Input EO=Output) First KS0104's EO should be connected to second KS0104's EI.

Fig 4. Timing Characteristics. (cascade connection)

7964142 0022001 600 🔳




# **CMOS DIGITAL INTEGRATED CIRCUIT**




## KS0104

## **APPLICATION CIRCUIT**



SAMSUNG ELECTRONICS




**ELECTRONICS** 

1

215


Dimensions in Milimeters



SAMSUNG ELECTRONICS

🖬 7964142 0022067 ST3 📰

Dimensions in Milimeters




SAMSUNG Electronics

## 🖬 7964142 0022068 43T 🖿

3

217

Dimensions in Milimeters



■ 7964342 0022069 376 ■

SAMSUNG

**ELECTRONICS** 

Dimensions in Milimeters

