

## Overview

The LA3246 is a stereo preamplifier IC for double cassette tape playback-only use. The LA3246 is intended for use in portable radio-cassette tape recorders and tape decks.

## Applications

- Stereo compact cassette player for playback-only use
- Stereo cassette deck player


## Functions

- Preamplifier $\times 2$, Mixing amplifier $\times 1$, Electronic switch $\times 6$


## Features

- On-chip electronic switch for input select (auto reverse or A deck/B deck select)
- On-chip electronic switch for normal/higher dubbing select and electronic switch for metal/normal tape select
- Wide operating voltage range $\left(\mathrm{V}_{\mathrm{CC}}\right.$ op $=3.5$ to 14 V$)$
- With output MIX pin (for music select control)
- Low noise voltage range $\left(\mathrm{V}_{\mathrm{NI}}=0.9 \mu \mathrm{~V}\right.$ typ, $\mathrm{Rg}=2.2 \mathrm{k} \Omega$ NAB)
- Can be used in conjunction with the LA3240, 3241, 3242 to easily make up a doublecassette dubbing system.


## Package Dimensions

unit : mm
3021B-DIP20


## Specifications

Maximum Ratings at $\mathbf{T a}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\text {CC }} \max$ |  | 16 | V |
| Allowable power dissipation | Pd max |  | 500 | mW |
| Operating temperature | Topr |  | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | -40 to +125 |  |  |

Maxiumum Ratings at $\mathbf{T a}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :---: | :---: | ---: | :---: |
| Recommended supply voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 6 | V |
| Operating voltage range | $\mathrm{V}_{\mathrm{CC}}$ op |  | 3.5 to 14 | V |

## LA3246

Operating Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{f}=1 \mathrm{kHz}, \mathbf{0} \mathrm{dB}=\mathbf{0 . 7 7 5} \mathrm{V}$

| Parameter | Symbol | Conditions | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Quiescent current | Icco | Nor/Nor speed forward | 5 | 7 | 12 | mA |
|  | Iccs | Metal/High speed forward | 7 | 10 | 17 | mA |
| Voltage gain (Open) | VGo |  | 75 | 85 |  | dB |
| Voltage gain (Closed) | VG | Nor/Nor speed, NAB | 39.5 | 40.5 | 41.5 | dB |
| Total harmonic distortion | THD | $\mathrm{V}_{\mathrm{O}}=0.65 \mathrm{~V}$, Nor/Nor speed |  | 0.03 | 0.2 | \% |
| Maximum output voltage | $\mathrm{V}_{\mathrm{O}}$ max | THD $=1 \%$, Nor/Nor speed | 0.7 | 1.2 |  | V |
| Crosstalk (between channels) | CT1 | $\mathrm{V}_{\mathrm{O}}=-5 \mathrm{dBm}, \mathrm{Rg}=2.2 \mathrm{k} \Omega$, Nor/Nor speed | 50 | 65 |  | dB |
| Crosstalk (between F/R) | CT2 | $\mathrm{V}_{\mathrm{O}}=-5 \mathrm{dBm}, \mathrm{Rg}=2.2 \mathrm{k} \Omega$, Nor/Nor speed | 50 | 65 |  | dB |
| Channel balance | $\mathrm{V}_{\mathrm{BL}}$ | $\mathrm{V}_{\mathrm{IN}}=-50 \mathrm{dBm}$ |  | 0 | 2 | dB |
| Equivalent input noise voltage | $\mathrm{V}_{\mathrm{NI}}$ | $\mathrm{Rg}=2.2 \mathrm{k} \Omega$, B.P.F 20 Hz to 20 kHz , Nor/Nor speed |  | 0.9 | 1.7 | $\mu \mathrm{V}$ |
| MIX output voltage | $\mathrm{V}_{\mathrm{O}} \mathrm{MIX}$ | $\mathrm{V}_{\mathrm{O}} 1, \mathrm{~V}_{\mathrm{O}} 2=0 \mathrm{dBm}$ | -3 | 0 | +3 | dB |
| Ripple filter output current | $\mathrm{I}_{\text {F OUT }}$ |  |  | 10 | 15 | mA |
| Electronic switch ON-state resistance | Ron | Between P1 to P4 and 5, between pin 16 and 17 |  | 100 | 250 | $\Omega$ |
|  |  | Between P1 to P7 and 10, between pin 10 and 14 |  | 30 | 70 | $\Omega$ |
| DC feedback resistance | $\mathrm{R}_{\mathrm{F}}$ |  | 240 | 300 | 360 | $\Omega$ |
| Input bias current | $\mathrm{I}_{\mathrm{F}}$ |  |  | 0.5 | 3.0 | $\mu \mathrm{A}$ |



## Equivalent Circuit Block Diagram



Top view

## Test Circuit



## Sample Application Circuit



Unit (resistance: $\Omega$, capacitance: $F$ )
Note 1. The output frequency characteristic for Nor Tape/High speed mode (pin 6: High, pin 15: Low) and that for Metal Tape/Nor speed mode (pin 6: Low, pin 15: Low) are set to be the same.
2. Since the input bias current flows out of pins 1,2 and pins 19,20 , a resistor (recommended value: $30 \mathrm{k} \Omega$ to $350 \mathrm{k} \Omega$, maximum value: $500 \mathrm{k} \Omega$ ) must be connected a coupling capacitor in series with these pins.
3. *: A capacitor must be connected to the input to absorb a surge.
4. The electronic select switching level is approximately $1 / 2 \times\left(\mathrm{V}_{\mathrm{CC}}-0.9\right)$.
5. The value of the capacitor connected to pin 12 can be increased/decreased to adjust starting time $t_{\mathrm{s}}$ at the time of application of $\mathrm{V}_{\mathrm{CC}}$. $\left(\mathrm{C}=100 \mu \mathrm{~F}, \mathrm{t}_{\mathrm{s}}=0.4 \mathrm{~s}\right.$.) If the capacitor value is made less than $47 \mu \mathrm{~F}$, the ripple rejection will get worse.
6. No capacitor is connected to pin 13. (Even if connected, the ripple can not be rejected.)
7. Extreme caution should be exercised when handling the IC as it is subject to dielectric breakdown.

## LA3246

## Sample Printed Circuit Pattern (Cu-foiled area)



Unit (resistance: $\Omega$, capacitance: $F$ )

## IC Usage Notes

(1) It is recommended to connect a surge absorbing capacitor across input pins 1,2 and GND and across input pins 19, 20 and GND.
(2) The base of a PNP transistor is connected to input pins 1, 2 and 19, 20. If an electrolytic capacitor is connected in series with the input pins, connect input resistor $\mathrm{R}_{\mathrm{IN}}$ must not exceed $500 \mathrm{k} \Omega$. (Reason: To minimize the variation in output DC voltage at the time of input switching)


If a resistor of more than $500 \mathrm{k} \Omega$ is connected across input pin and GND, the noise (output) caused by amp 1 and amp 2 select is liable to increase at the time of $\mathrm{F} / \mathrm{R}$ switching.

## LA3246

(3) When an electrolytic capacitor is connected to input pins 1,2 (or 23,24 ), make the value of $\mathrm{R}_{\mathrm{IN}} 1$ as equal to that of $\mathrm{R}_{\mathrm{IN}} 2$ as possible.


The difference in the value between $\mathrm{R}_{\mathrm{IN}} 1$ and $\mathrm{R}_{\mathrm{IN}} 2$ causes the variation in amp output DC voltage at the time of $\mathrm{F} / \mathrm{R}$ switching. Therefore, the input DC voltage (voltage across $\mathrm{R}_{\mathrm{IN}}$ ) must be made as equal as possible.
(4) The amplifier output characteristics are designed to be the same in the Nor Tape/High Speed (pin $15 \mathrm{GND} / \mathrm{pin} 6 \mathrm{~V}_{\mathrm{CC}}$ ) and Me Tape/Nor Speed (pin $15 \mathrm{~V}_{\mathrm{CC}} /$ pin 6 GND ) modes. (Refer to sample application circuit, external constants.)
(5) When externally turning ON/OFF power supply pin 11 (by bringing pin 11 to $+\mathrm{V}_{\mathrm{CC}} / \mathrm{GND}$ level) with a capacitor connected to pin 13 , connect external diode D , as shown below, so that no breakdown (or deterioration) of the IC system is caused by $\mathrm{I}_{\mathrm{CD}}$ when the switch is turned OFF. When no capacitor is connected to pin 13 , diode D is not required.

(6) The output MIX circuit is of the emitter follower configuration as shown below.


Unit (resistance: $\Omega$ )
The MIX OUT output level $\mathrm{V}_{\mathrm{O}}$ MIX at the time a signal is applied to preamp1 (or preamp2) only is $1 / 2$ as compared with output levels $\mathrm{V}_{\mathrm{O}} 1, \mathrm{~V}_{\mathrm{O}} 2$ at the time the same input signal is applied to both channels.
$\mathrm{V}_{\mathrm{O}}$ MIX $=1 / 2 \quad \mathrm{~V}_{\mathrm{O}} 1\left(=1 / 2 \times \mathrm{V}_{\mathrm{O}} 2\right)$
where $\mathrm{V}_{\mathrm{O}} 1=\mathrm{V}_{\mathrm{O}} 2$

## LA3246

(7) Output waveform starting time


When supply voltage $\mathrm{V}_{\mathrm{CC}}$ is switched ON , the amplifier output (pins 4,17 ) will rise. Output waveform ON time $\mathrm{t}_{\mathrm{s}}$ can be varied by capacitor Cr connected to pin 12 .

Refer to Data $\mathrm{Cr}-\mathrm{t}_{\mathrm{s}}$.
The minimum value of Cr is $47 \mu \mathrm{~F}$.
(8) Electronic select switching level

- The switch level at $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ is shown below.

| Pin | Switch Mode | Switching Level |  | Control Current <br> typ (flow-in) | Mode <br> (at operation <br> finish) |  | $(+)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

As shown above, there is a difference in the switching level at three control pins $(6,9,15)$ between operation start and operation finish.

- Switching level and mode at each pin (experimental value)

- Control circuit

The control circuit for each CONT pin is configured as shown below. When a voltage more than a given value is applied, the level on the pin is fixed by clamp diode D1.


Unit (resistance: $\Omega$, capacitance: $F$ )

## Description

- Switching level $\mathrm{V}_{\mathrm{SW}}$ of the control circuit is fixed by voltage V 13 which is $1 / 2$ of the voltage on pin 13 .
$\mathrm{V}_{\mathrm{SW}}=1 / 2 \mathrm{~V} 13$
- Clamp voltage $\mathrm{V}_{\text {CLP }}$ at the time a voltage is applied to the CONT pin

$$
\begin{aligned}
\mathrm{V}_{\mathrm{CLP}} & =1 / 2 \times \mathrm{V} 13+\mathrm{V}_{\mathrm{D}} 1+\mathrm{V}_{\mathrm{BE}} 1 \\
& =1 / 2 \times \mathrm{V} 13+0.6(0.3)+0.6 \\
& =1 / 2 \times \mathrm{V} 13+(0.9 \text { or } 1.2)
\end{aligned}
$$

where 0.9 V is for pin 9 .
1.2 V is for pins $6,15$.

- The maximum voltage at which the CONT pin is brought to GND level is fixed by the level at which the Q2 is completely turned OFF.
This level is:

$$
1 / 2 \times \mathrm{V} 13-\mathrm{V}_{\mathrm{BE}} 2=1 / 2 \times \mathrm{V} 13-0.6[\mathrm{~V}]
$$

Switching is performed at a level less than this.

- To turn ON/OFF

When turning ON:


To turn ON the control circuit to finish the operation, $\mathrm{I}_{\mathrm{B}}$ is required. Control voltage $\mathrm{V}_{\mathrm{OUT}}$ is obtained with $\mathrm{I}_{\mathrm{B}}$ of $4 \mu \mathrm{~A}$ min.

- $\mathrm{V}_{\text {CONT }} \min =\mathrm{R} \times \mathrm{I}_{\mathrm{B}} \max +$ Operation finish voltage.

$$
\mathrm{I}_{\mathrm{B}}=4 \mu \mathrm{~A}
$$

Operation finish voltage

$$
\begin{aligned}
\text { Pins } 6,15: & =1 / 2 \times \mathrm{V} 13 \\
\text { Pin } 9: & =1 / 2 \times \mathrm{V} 13+\mathrm{V}_{\mathrm{BE}} \\
& =1 / 2 \times \mathrm{V} 13+0.6[\mathrm{~V}]
\end{aligned}
$$

- $\mathrm{V}_{\text {CONT }} \max =\mathrm{R} \times \mathrm{I}_{\mathrm{B}} \max +$ Clamp voltage

$$
\mathrm{R} \text { is restricted by } \mathrm{I}_{\mathrm{B}} \max .
$$

When the supply voltage is fixed, clamp voltage $\mathrm{V}_{\mathrm{CLP}}$ is fixed. When resistor R is fixed based on a balance with capacitor C , resistor R is restricted by $\mathrm{V}_{\mathrm{CONT}}$ max. as shown below.

$$
\mathrm{I}_{\mathrm{B}} \max =100 \mu \mathrm{~A} \geqq \frac{\mathrm{~V}_{\mathrm{CONT}} \max -\mathrm{V}_{\mathrm{CLP}}}{\mathrm{R}}
$$

The minimum value of resistor R is fixed by this equation.
Example
Assuming $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{CONT}} \max =10 \mathrm{~V}, \mathrm{Rmin}$ is $50 \mathrm{k} \Omega$.
Therefore, $\mathrm{R}=100 \mathrm{k} \Omega$ presents no problem.
When turning OFF:
Bring the level on the CONT pin to a level less than:

$$
1 / 2 \times \mathrm{V} 13-\mathrm{V}_{\mathrm{BE}} 2=1 / 2 \times \mathrm{V} 13-0.6[\mathrm{~V}]
$$

(9) Example of voltage on each pin

| $\mathrm{Rg}=2.2 \mathrm{k} \Omega, \mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=0$, pins 6,9 and $15=\mathrm{GND}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin | Supply voltage, $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}$ |  |  |  | Unit |
|  | 4.5 V | 6.0 V | 9.0 V | 12.0 V |  |
| 1 | 0.3 | 0.3 | 0.3 | 0.3 | mV |
| 2 | 0.3 | 0.3 | 0.3 | 0.3 | mV |
| 3 | 0.59 | 0.58 | 0.57 | 0.56 | V |
| 4 | 1.63 | 2.23 | 3.65 | 5.02 | V |
| 5 | 1.63 | 2.23 | 3.65 | 5.02 | V |
| 6 | (GND) 0 | (GND) 0 | (GND) 0 | (GND) 0 | V |
| 7 | 0 | 0 | 0 | 0 | V |
| 8 | 1.63 | 2.29 | 3.64 | 5.01 | V |
| 9 | (GND) 0 | (GND) 0 | (GND) 0 | (GND) 0 | V |
| 10 | (GND) 0 | (GND) 0 | (GND) 0 | (GND) 0 | V |
| 11 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | V |
| 12 | 4.48 | 5.96 | 8.97 | 11.23 | V |
| 13 | 3.72 | 5.20 | 8.21 | 11.98 | V |
| 14 | 0 | 0 | 0 | 0 | V |
| 15 | (GND) 0 | (GND) 0 | (GND) 0 | (GND) 0 | V |
| 16 | 1.63 | 2.23 | 3.65 | 5.02 | V |
| 17 | 1.63 | 2.23 | 3.65 | 5.02 | V |
| 18 | 0.59 | 0.58 | 0.57 | 0.56 | V |
| 19 | 0.3 | 0.3 | 0.3 | 0.3 | mV |
| 20 | 0.3 | 0.3 | 0.3 | 0.3 | mV |









$$
\mathrm{V}_{\mathrm{BL}}-\mathrm{Ta}
$$



CT9 - Ta

$\mathrm{I}_{\mathrm{B}}-\mathrm{Ta}$

. No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
(1) Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
(2) Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

[^0]
[^0]:    This catalog provides information as of December, 1997. Specifications and information herein are subject to change without notice.

