

**LA5620****Regulator for Multiple Power Supply Systems****Overview**


The LA5620 is a multi-system power supply regulator IC that includes four regulator circuits on chip: two 3.3-V regulator circuits and two 5-V regulator circuits. The LA5620 is optimal for use in audio and video systems that use a microcontroller, such as MD players and stereo components.

Functions and Features

- Two 3.3-V regulator circuits ($I_O = 40 \text{ mA}$, 150 mA)
- Two 5-V regulator circuits ($I_O = 1000 \text{ mA}$, 100 mA)
- Power on/off detection circuit
- Reset circuit

Package Dimensions

unit: mm

3049A-SIP12H**Specifications****Maximum Ratings at $T_a = 25^\circ\text{C}$**

Parameter	Symbol	Conditions	Ratings	Unit
Input voltage	$V_{CC \text{ max}}$		14	V
AC input voltage	AC max		2	V
Allowable power dissipation	$P_d \text{ max}$	Independent IC	2.3	W
Operating temperature	T_{opr}		-20 to +80	$^\circ\text{C}$
Storage temperature	T_{stg}		-55 to +150	$^\circ\text{C}$

Operating Conditions at $T_a = 25^\circ\text{C}$


Parameter	Symbol	Conditions	Ratings	Unit
Input voltage	V_{CC}		6.25 to 12	V
PH5 output current	I_{PH5}		0 to 1000	mA
B.BAK output current	$I_{B.BAK}$		0 to 40	mA
ANA5 output current	I_{ANA5}		0 to 100	mA
SYS3.3 output current	$I_{SYS3.3}$		0 to 150	mA
S.RESET sink current	$I_{SINK S}$		0 to 1	mA
P.DOWN sink current	$I_{SINK P}$		0 to 1	mA
AC input current	I_{AC}		0 to 1	mA

LA5620


Electrical Characteristics at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
[PH5 Regulator Block] $V_{CC} = 10\text{ V}$, $I_{PH5} = 1\text{ A}$						
Output voltage	$V_{O\text{ PH5}}$		4.75	5	5.25	V
Dropout voltage	$V_{D\text{ROP PH5}}$		–	0.5	1	V
Line regulation	$\Delta V_{O\text{LN PH5}}$	$V_{CC} = 6.25\text{ to }12\text{ V}$	–	–	200	mV
Load regulation	$\Delta V_{O\text{LD PH5}}$	$I_{PH5} = 0.5\text{ to }1\text{ A}$	–	–	200	mV
Peak output current	$I_{O\text{P}}$		1.0	1.4	–	A
Output shorted current	$I_{O\text{SC PH5}}$		–	400	1000	mA
Current drain	$I_{Q\text{ PH5}}$		–	70	112	mA
[SYS3.3 Regulator Block] $V_{CC} = 10\text{ V}$, $I_{\text{SYS3.3}} = 150\text{ mA}$						
Output voltage	$V_{O\text{ SYS3.3}}$		3.13	3.3	3.47	V
Dropout voltage	$V_{D\text{ROP SYS3.3}}$		–	2	2.5	V
Line regulation	$\Delta V_{O\text{LN SYS3.3}}$	$V_{CC} = 6.25\text{ to }12\text{ V}$	–	–	200	mV
Load regulation	$\Delta V_{O\text{LD SYS3.3}}$	$I_{\text{SYS3.3}} = 5\text{ to }150\text{ mA}$	–	–	200	mV
Peak output current	$I_{O\text{P SYS3.3}}$		150	210	–	mA
Output shorted current	$I_{O\text{SC SYS3.3}}$		–	200	450	mA
Current drain	$I_{Q\text{ SYS3.3}}$		–	17.5	28	mA
[ANA5 Regulator Block] $V_{CC} = 10\text{ V}$, $I_{\text{ANA5}} = 100\text{ mA}$						
Output voltage	$V_{O\text{ ANA5}}$		4.75	5	5.25	V
Dropout voltage	$V_{D\text{ROP ANA5}}$		–	0.5	1	V
Line regulation	$\Delta V_{O\text{LN ANA5}}$	$V_{CC} = 6.25\text{ to }12\text{ V}$	–	–	200	mV
Load regulation	$\Delta V_{O\text{LD ANA5}}$	$I_{\text{ANA5}} = 5\text{ to }100\text{ mA}$	–	–	200	mV
Peak output current	$I_{O\text{P ANA5}}$		100	140	–	mA
Output shorted current	$I_{O\text{SC ANA5}}$		–	40	100	mA
Current drain	$I_{Q\text{ ANA5}}$		–	17.5	28	mA
[BAK Regulator Block] $V_{CC} = 10\text{ V}$, $I_{\text{BAK}} = 40\text{ mA}$						
Output voltage	$V_{O\text{ BAK}}$		3.13	3.3	3.47	V
Dropout voltage	$V_{D\text{ROP BAK}}$		–	2	2.5	V
Line regulation	$\Delta V_{O\text{LN BAK}}$	$V_{CC} = 6.25\text{ to }12\text{ V}$	–	–	200	mV
Load regulation	$\Delta V_{O\text{LD BAK}}$	$I_{\text{BAK}} = 5\text{ to }40\text{ mA}$	–	–	200	mV
Peak output current	$I_{O\text{P BAK}}$		40	56	–	mA
Output shorted current	$I_{O\text{SC BAK}}$		–	40	120	mA
Current drain	$I_{Q\text{ BAK}}$		–	15	24	mA
BAK pin input current	$I_{\text{IN BAK}}$	$V_{CC} = 0\text{ V}$, $V_{\text{BAK}} = 3.3\text{ V}$	–	–	100	nA
[P.DOWN Detection Circuit] $V_{CC} = 10\text{ V}$						
P.DOWN threshold voltage	$V_{\text{TH P.DOWN}}$		3.0	3.16	3.32	V
P.DOWN residual voltage	$V_{\text{sat P.DOWN}}$	cd1 pin = shorted, P.DOWN pin = 1 mA	–	–	200	mV
P.DOWN delay time	Td1	cd1 = 1 μF	75	100	125	ms
[S.RESET Detection Circuit] $V_{CC} = 10\text{ V}$						
S.RESET residual voltage	$V_{\text{TH S.RESET}}$	cd1 pin = shorted, S.RESET pin = 1 mA	–	–	200	mV
S.RESET delay time	Td2	cd2 = 1 μF	75	100	125	ms
[AC Detection Circuit] $V_{CC} = 10\text{ V}$						
AC threshold voltage	$V_{\text{TH AC}}$		0.5	0.7	0.9	V
[STBY Detection Circuit] $V_{CC} = 10\text{ V}$						
STBY threshold voltage	$V_{\text{TH STBY}}$		1.3	1.8	2.3	V


LA5620



Pin Assignment




Block Diagram



Note: Use capacitors with minimal temperature variations for all capacitors in application circuits.

Timing Chart



A06814

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of April, 1997. Specifications and information herein are subject to change without notice.